{"id":"https://openalex.org/W2803006795","doi":"https://doi.org/10.1109/iscas.2018.8351663","title":"A 0.35\u03bcm CMOS 200kHz\u20132GHz Fully-Analogue Closed-Loop Circuit for Continuous-Time Clock Duty-Cycle Correction in Integrated Digital Systems","display_name":"A 0.35\u03bcm CMOS 200kHz\u20132GHz Fully-Analogue Closed-Loop Circuit for Continuous-Time Clock Duty-Cycle Correction in Integrated Digital Systems","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2803006795","doi":"https://doi.org/10.1109/iscas.2018.8351663","mag":"2803006795"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071885582","display_name":"Andrea De Marcellis","orcid":"https://orcid.org/0000-0003-2490-7486"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea De Marcellis","raw_affiliation_strings":["Department of Industrial and Information Engineering and Economics, University of L'Aquila, L'Aquila, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Industrial and Information Engineering and Economics, University of L'Aquila, L'Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008675649","display_name":"Marco Faccio","orcid":"https://orcid.org/0000-0002-2856-7733"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Faccio","raw_affiliation_strings":["Department of Industrial and Information Engineering and Economics, University of L'Aquila, L'Aquila, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Industrial and Information Engineering and Economics, University of L'Aquila, L'Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026408860","display_name":"E. Palange","orcid":"https://orcid.org/0000-0002-2173-9985"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Elia Palange","raw_affiliation_strings":["Department of Industrial and Information Engineering and Economics, University of L'Aquila, L'Aquila, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Industrial and Information Engineering and Economics, University of L'Aquila, L'Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I26415053"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0432913,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"43","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.7760848999023438},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.6031466126441956},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5940799117088318},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5328559875488281},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5240086317062378},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5194063186645508},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.49943041801452637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4801580309867859},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.45414212346076965},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.44182658195495605},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36544233560562134},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34419864416122437},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.32417649030685425},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.303766131401062}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.7760848999023438},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.6031466126441956},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5940799117088318},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5328559875488281},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5240086317062378},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5194063186645508},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.49943041801452637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4801580309867859},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.45414212346076965},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.44182658195495605},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36544233560562134},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34419864416122437},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.32417649030685425},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.303766131401062},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1558766675","https://openalex.org/W1988357909","https://openalex.org/W1995367934","https://openalex.org/W1999245428","https://openalex.org/W2003275364","https://openalex.org/W2006630962","https://openalex.org/W2011600794","https://openalex.org/W2015397896","https://openalex.org/W2126227985","https://openalex.org/W2132974821","https://openalex.org/W2133705543","https://openalex.org/W2160173333","https://openalex.org/W2163095973","https://openalex.org/W2175048562","https://openalex.org/W2248007009","https://openalex.org/W2277822878","https://openalex.org/W2326522772","https://openalex.org/W2340566934","https://openalex.org/W2341530272","https://openalex.org/W2342567729","https://openalex.org/W2512598669","https://openalex.org/W2525256690","https://openalex.org/W2545422235","https://openalex.org/W2545864441","https://openalex.org/W2559322713","https://openalex.org/W2568685774","https://openalex.org/W2624563526","https://openalex.org/W2748962052","https://openalex.org/W2758182820","https://openalex.org/W6633206833","https://openalex.org/W6679566354"],"related_works":["https://openalex.org/W2125901692","https://openalex.org/W4238211836","https://openalex.org/W3120154297","https://openalex.org/W2169622190","https://openalex.org/W2151256709","https://openalex.org/W2356150836","https://openalex.org/W1593900539","https://openalex.org/W3013924136","https://openalex.org/W4238381000","https://openalex.org/W2118205354"],"abstract_inverted_index":{"In":[0,28],"this":[1],"work":[2],"we":[3],"present":[4],"a":[5,12,17,30,47,69,109,154],"fully-analogue":[6],"Duty-Cycle":[7],"Corrector":[8],"(DCC)":[9],"based":[10],"on":[11],"closed-loop":[13],"circuit":[14,85,140],"topology":[15],"operating":[16,181],"continuous-time":[18],"50%":[19,155],"duty-cycle":[20,36,76,147,156],"regulation":[21],"of":[22,38,61,77,112,120,137],"the":[23,35,39,75,78,135,138,143,167],"generated":[24],"output":[25,42,79,157],"clock":[26,43,80,145,158,177,198],"signal.":[27,81],"particular,":[29],"suitable":[31,87,193],"feedback":[32],"sub-system":[33],"detects":[34],"values":[37],"input":[40,144,176],"and":[41,45,57,66,115,127],"signals":[44,178],"provides":[46],"corresponding":[48],"control":[49],"voltage.":[50],"The":[51,82],"latter":[52],"is":[53,172],"employed":[54,196],"to":[55,141,151,174,186,194],"generate":[56],"regulate":[58],"two":[59],"levels":[60],"currents":[62],"that":[63],"properly":[64],"charge":[65],"discharge":[67],"(asymmetrically)":[68],"load":[70],"capacitor":[71,126],"so":[72],"suitably":[73],"adjusting":[74],"proposed":[83],"DCC":[84,139,170],"solution,":[86],"for":[88,197],"integrated":[89,100],"digital":[90],"systems,":[91],"has":[92],"been":[93],"designed":[94],"in":[95,201],"AMS":[96],"0.35\u03bcm":[97],"standard":[98],"CMOS":[99],"technology,":[101],"powered":[102],"at":[103],"3.3V":[104],"single":[105],"supply":[106],"voltage":[107],"with":[108,160,179],"power":[110],"consumption":[111],"about":[113,121],"3.5mW/GHz":[114],"an":[116,161,180],"estimated":[117],"silicon":[118],"area":[119],"0.0027mm2(only":[122],"16":[123],"transistors,":[124],"1":[125],"few":[128],"off-chip":[129],"components).":[130],"Simulation":[131],"results":[132],"have":[133],"demonstrated":[134],"capability":[136],"correct":[142],"signal":[146,159,199],"varying":[148],"from":[149,184],"30%":[150],"70%":[152],"providing":[153],"error":[162],"lower":[163],"than":[164],"\u00b11.5%.":[165],"Moreover,":[166],"developed":[168],"simple":[169],"architecture":[171],"capable":[173],"manage":[175],"frequency":[182,190],"ranging":[183],"200kHz":[185],"2GHz":[187],"(i.e.,":[188],"4":[189],"decades)":[191],"resulting":[192],"be":[195],"compensation":[200],"general":[202],"purpose":[203],"applications.":[204]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}