{"id":"https://openalex.org/W2800722441","doi":"https://doi.org/10.1109/iscas.2018.8351655","title":"A 12-bit 2.5 GHz 0.37ps-Peak-INL Digital-to-Time Converter with Parasitic-Insensitive Charge-Based Phase Interpolator","display_name":"A 12-bit 2.5 GHz 0.37ps-Peak-INL Digital-to-Time Converter with Parasitic-Insensitive Charge-Based Phase Interpolator","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2800722441","doi":"https://doi.org/10.1109/iscas.2018.8351655","mag":"2800722441"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012162299","display_name":"Haoyun Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoyun Jiang","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073144682","display_name":"Zexue Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zexue Liu","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046947216","display_name":"Xiucheng Hao","orcid":"https://orcid.org/0000-0003-4602-5118"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiucheng Hao","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082391073","display_name":"Zherui Zhang","orcid":"https://orcid.org/0009-0000-3385-6161"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zherui Zhang","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090429605","display_name":"Zhengkun Shen","orcid":"https://orcid.org/0000-0003-1369-9271"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengkun Shen","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101853555","display_name":"Heyi Li","orcid":"https://orcid.org/0000-0001-5930-6731"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Heyi Li","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100741937","display_name":"Junhua Liu","orcid":"https://orcid.org/0000-0002-2492-8124"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junhua Liu","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103217076","display_name":"Huailin Liao","orcid":"https://orcid.org/0000-0003-3221-8146"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huailin Liao","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7318524718284607},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6953469514846802},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5947185754776001},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.5763426423072815},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.5711624026298523},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.538983941078186},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5075503587722778},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4861011505126953},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42631179094314575},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3922542929649353},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3454090356826782},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.281194269657135},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2102128565311432}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7318524718284607},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6953469514846802},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5947185754776001},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.5763426423072815},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.5711624026298523},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.538983941078186},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5075503587722778},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4861011505126953},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42631179094314575},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3922542929649353},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3454090356826782},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.281194269657135},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2102128565311432}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1989376602","https://openalex.org/W2057532062","https://openalex.org/W2170215783","https://openalex.org/W2176473673","https://openalex.org/W2318852283","https://openalex.org/W2342426112","https://openalex.org/W2516199239","https://openalex.org/W2586798051","https://openalex.org/W2587136192","https://openalex.org/W6733134113"],"related_works":["https://openalex.org/W2153793371","https://openalex.org/W2168668096","https://openalex.org/W2953726986","https://openalex.org/W2019115495","https://openalex.org/W3208292001","https://openalex.org/W2895700181","https://openalex.org/W2099679337","https://openalex.org/W2027800196","https://openalex.org/W3009663956","https://openalex.org/W2409948485"],"abstract_inverted_index":{"A":[0],"12-bit":[1],"2.5GHz":[2],"digital-to-time":[3],"converter":[4],"(DTC)":[5],"for":[6],"high":[7,10],"resolution":[8],"and":[9,27,57,73,89,94],"linearity":[11],"applications":[12],"is":[13,20,60,67],"presented":[14],"in":[15,46,69],"this":[16],"paper.":[17],"The":[18,32,48,65],"DTC":[19,66],"segmented":[21],"into":[22],"a":[23,77],"4-bit":[24],"coarse":[25],"stage":[26,35],"an":[28],"8-bit":[29],"fine":[30,34],"stage.":[31],"proposed":[33],"utilizes":[36],"parasitic-insensitive":[37],"charge-based":[38],"(PICB)":[39],"phase":[40],"interpolator":[41],"(PI)":[42],"with":[43,76],"significant":[44],"improvement":[45],"linearity.":[47],"PICB":[49],"PI":[50],"outputs":[51],"50%":[52],"duty":[53],"cycle":[54],"differential":[55,90],"clock":[56],"its":[58],"performance":[59],"insensitive":[61],"to":[62],"parasitic":[63],"effect.":[64],"designed":[68],"40nm":[70],"CMOS":[71],"technology":[72],"consumes":[74],"7.1mW":[75],"1.1-V":[78],"supply":[79],"voltage.":[80],"Simulation":[81],"results":[82],"show":[83],"that":[84],"the":[85],"peak":[86],"integral":[87],"nonlinearity":[88,91],"are":[92],"0.37ps":[93],"0.085ps,":[95],"respectively.":[96]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}