{"id":"https://openalex.org/W2799438285","doi":"https://doi.org/10.1109/iscas.2018.8351622","title":"Digital Nonlinear Oscillators in PLDs: Pitfalls and Open Perspectives for a Novel Class of True Random Number Generators","display_name":"Digital Nonlinear Oscillators in PLDs: Pitfalls and Open Perspectives for a Novel Class of True Random Number Generators","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2799438285","doi":"https://doi.org/10.1109/iscas.2018.8351622","mag":"2799438285"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008376177","display_name":"Tommaso Addabbo","orcid":"https://orcid.org/0000-0003-0168-9404"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"T. Addabbo","raw_affiliation_strings":["Dept. of Information Engineering and Mathematics, University of Siena - Via Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Information Engineering and Mathematics, University of Siena - Via Roma, Italy","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011072460","display_name":"Ada Fort","orcid":"https://orcid.org/0000-0003-0916-1516"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Fort","raw_affiliation_strings":["Dept. of Information Engineering and Mathematics, University of Siena - Via Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Information Engineering and Mathematics, University of Siena - Via Roma, Italy","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076956231","display_name":"Marco Mugnaini","orcid":"https://orcid.org/0000-0002-2410-1581"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Mugnaini","raw_affiliation_strings":["Universita degli Studi di Siena, Siena, Toscana, IT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita degli Studi di Siena, Siena, Toscana, IT","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006110526","display_name":"Valerio Vignoli","orcid":"https://orcid.org/0000-0003-2509-6566"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Vignoli","raw_affiliation_strings":["Dept. of Information Engineering and Mathematics, University of Siena - Via Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Information Engineering and Mathematics, University of Siena - Via Roma, Italy","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024907644","display_name":"Miguel Garcia-Bosque","orcid":"https://orcid.org/0000-0001-8648-6248"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Garcia-Bosque","raw_affiliation_strings":["Group of Electronic Design (GDE), University of Zaragoza, Zaragoza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (GDE), University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5015,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.84152472,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6303858757019043},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.6060447692871094},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.6031664609909058},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.5974266529083252},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5906161665916443},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.5353183150291443},{"id":"https://openalex.org/keywords/dynamical-systems-theory","display_name":"Dynamical systems theory","score":0.5171241760253906},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48012566566467285},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4622457027435303},{"id":"https://openalex.org/keywords/nonlinear-dynamical-systems","display_name":"Nonlinear dynamical systems","score":0.46178609132766724},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.44453275203704834},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4417473375797272},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4117448031902313},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3956127166748047},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.339093953371048},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2108878195285797},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20607027411460876},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2020542323589325},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17087894678115845},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13026586174964905},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1028304398059845},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09414207935333252}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6303858757019043},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.6060447692871094},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.6031664609909058},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.5974266529083252},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5906161665916443},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.5353183150291443},{"id":"https://openalex.org/C79379906","wikidata":"https://www.wikidata.org/wiki/Q3174497","display_name":"Dynamical systems theory","level":2,"score":0.5171241760253906},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48012566566467285},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4622457027435303},{"id":"https://openalex.org/C2983030100","wikidata":"https://www.wikidata.org/wiki/Q638328","display_name":"Nonlinear dynamical systems","level":3,"score":0.46178609132766724},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.44453275203704834},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4417473375797272},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4117448031902313},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3956127166748047},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.339093953371048},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2108878195285797},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20607027411460876},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2020542323589325},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17087894678115845},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13026586174964905},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1028304398059845},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09414207935333252},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2018.8351622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/1083234","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/1083234","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1588877666","https://openalex.org/W1986536656","https://openalex.org/W1986590348","https://openalex.org/W2014905809","https://openalex.org/W2030022595","https://openalex.org/W2067235573","https://openalex.org/W2107358541","https://openalex.org/W2117205818","https://openalex.org/W2132979456","https://openalex.org/W2138437921","https://openalex.org/W2157652868","https://openalex.org/W2161397732","https://openalex.org/W2161890359","https://openalex.org/W2167352984","https://openalex.org/W2293871667","https://openalex.org/W2626735011","https://openalex.org/W2792898086","https://openalex.org/W3140517496","https://openalex.org/W3147802578","https://openalex.org/W4249971531"],"related_works":["https://openalex.org/W2462231960","https://openalex.org/W3105918491","https://openalex.org/W1824890374","https://openalex.org/W2060295827","https://openalex.org/W2596493166","https://openalex.org/W3198357539","https://openalex.org/W2020839434","https://openalex.org/W2359463936","https://openalex.org/W205407067","https://openalex.org/W2996761927"],"abstract_inverted_index":{"In":[0],"this":[1,44],"brief":[2],"we":[3],"outline":[4],"a":[5,71],"novel":[6,72],"perspective":[7],"for":[8],"the":[9,30,37,50,108,118],"design":[10],"of":[11,32,63,74],"True":[12],"Random":[13],"Number":[14],"Generators":[15],"in":[16,43,96,115],"Programmable":[17],"Logic":[18],"Devices":[19],"(PLDs),":[20],"proposing":[21,89],"to":[22,47,60],"bring":[23],"together":[24],"PLD":[25],"design,":[26,49],"circuit":[27,119],"modeling":[28],"and":[29,39,52,103,121],"analysis":[31],"nonlinear":[33,123],"dynamical":[34,87,124],"systems.":[35],"Although":[36],"discussion":[38],"experimental":[40],"results":[41],"provided":[42],"work":[45],"refer":[46],"FPGA":[48],"reasoning":[51],"concepts":[53],"have":[54,77],"general":[55],"validity,":[56],"being":[57],"easily":[58],"adaptable":[59],"other":[61,112],"kind":[62],"PLDs,":[64],"e.g.,":[65],"Complex":[66],"PLDs":[67],"(CPLDs).":[68],"We":[69,106],"introduce":[70],"class":[73],"systems,":[75],"that":[76],"been":[78],"generically":[79],"named":[80],"Digital":[81],"Nonlinear":[82],"Oscillators,":[83],"exhibiting":[84],"complex":[85],"periodic":[86],"behavior,":[88],"topologies":[90],"based":[91],"on":[92],"Ring":[93],"Oscillators":[94],"embedded":[95],"looped":[97],"structures":[98],"using":[99],"digital":[100],"delay":[101],"blocks":[102],"XOR":[104],"gates.":[105],"compared":[107],"proposed":[109,114],"systems":[110],"with":[111],"solutions":[113],"literature,":[116],"discussing":[117],"operation":[120],"its":[122],"behavior.":[125]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2018-05-17T00:00:00"}