{"id":"https://openalex.org/W2803013480","doi":"https://doi.org/10.1109/iscas.2018.8351597","title":"Intermittent Excitation of High-Q Resonators for Low-Power High-Speed Clock Generation","display_name":"Intermittent Excitation of High-Q Resonators for Low-Power High-Speed Clock Generation","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2803013480","doi":"https://doi.org/10.1109/iscas.2018.8351597","mag":"2803013480"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351597","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351597","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://discovery.ucl.ac.uk/10066094/1/finalsub.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019463505","display_name":"Matthew Schormans","orcid":"https://orcid.org/0000-0001-6149-5180"},"institutions":[{"id":"https://openalex.org/I45129253","display_name":"University College London","ror":"https://ror.org/02jx3x895","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I45129253"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Matthew Schormans","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University College London, London, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University College London, London, United Kingdom","institution_ids":["https://openalex.org/I45129253"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063093192","display_name":"Virgilio Valente","orcid":"https://orcid.org/0000-0003-2613-7913"},"institutions":[{"id":"https://openalex.org/I45129253","display_name":"University College London","ror":"https://ror.org/02jx3x895","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I45129253"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Virgilio Valente","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University College London, London, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University College London, London, United Kingdom","institution_ids":["https://openalex.org/I45129253"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012493816","display_name":"Andreas Demosthenous","orcid":"https://orcid.org/0000-0003-0623-963X"},"institutions":[{"id":"https://openalex.org/I45129253","display_name":"University College London","ror":"https://ror.org/02jx3x895","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I45129253"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andreas Demosthenous","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University College London, London, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University College London, London, United Kingdom","institution_ids":["https://openalex.org/I45129253"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019463505"],"corresponding_institution_ids":["https://openalex.org/I45129253"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04264318,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11392","display_name":"Energy Harvesting in Wireless Networks","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11392","display_name":"Energy Harvesting in Wireless Networks","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12801","display_name":"Bluetooth and Wireless Communication Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11932","display_name":"Wireless Body Area Networks","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8101314306259155},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.6197405457496643},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6185169219970703},{"id":"https://openalex.org/keywords/resonator","display_name":"Resonator","score":0.6052682399749756},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5778524875640869},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5751949548721313},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5372107028961182},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5208995342254639},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5068381428718567},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.48782041668891907},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4791485667228699},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4735153019428253},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47321194410324097},{"id":"https://openalex.org/keywords/power-budget","display_name":"Power budget","score":0.468152791261673},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4603132903575897},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45289838314056396},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4179554879665375},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.40937691926956177},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30229854583740234},{"id":"https://openalex.org/keywords/power-factor","display_name":"Power factor","score":0.1435275673866272},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.120563805103302}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8101314306259155},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.6197405457496643},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6185169219970703},{"id":"https://openalex.org/C97126364","wikidata":"https://www.wikidata.org/wiki/Q349669","display_name":"Resonator","level":2,"score":0.6052682399749756},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5778524875640869},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5751949548721313},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5372107028961182},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5208995342254639},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5068381428718567},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.48782041668891907},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4791485667228699},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4735153019428253},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47321194410324097},{"id":"https://openalex.org/C149768029","wikidata":"https://www.wikidata.org/wiki/Q1509342","display_name":"Power budget","level":4,"score":0.468152791261673},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4603132903575897},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45289838314056396},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4179554879665375},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.40937691926956177},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30229854583740234},{"id":"https://openalex.org/C64424096","wikidata":"https://www.wikidata.org/wiki/Q750454","display_name":"Power factor","level":3,"score":0.1435275673866272},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.120563805103302},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2018.8351597","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351597","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.ucl.ac.uk.OAI2:10066094","is_oa":true,"landing_page_url":"https://discovery.ucl.ac.uk/id/eprint/10066094/","pdf_url":"https://discovery.ucl.ac.uk/10066094/1/finalsub.pdf","source":{"id":"https://openalex.org/S4306400024","display_name":"UCL Discovery (University College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45129253","host_organization_name":"University College London","host_organization_lineage":["https://openalex.org/I45129253"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"     In:   (Proceedings) IEEE International Symposium on Circuits and Systems (ISCAS).   IEEE (2018)     ","raw_type":"Proceedings paper"}],"best_oa_location":{"id":"pmh:oai:eprints.ucl.ac.uk.OAI2:10066094","is_oa":true,"landing_page_url":"https://discovery.ucl.ac.uk/id/eprint/10066094/","pdf_url":"https://discovery.ucl.ac.uk/10066094/1/finalsub.pdf","source":{"id":"https://openalex.org/S4306400024","display_name":"UCL Discovery (University College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45129253","host_organization_name":"University College London","host_organization_lineage":["https://openalex.org/I45129253"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"     In:   (Proceedings) IEEE International Symposium on Circuits and Systems (ISCAS).   IEEE (2018)     ","raw_type":"Proceedings paper"},"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2803013480.pdf","grobid_xml":"https://content.openalex.org/works/W2803013480.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W633552881","https://openalex.org/W1847530274","https://openalex.org/W1850017493","https://openalex.org/W2028526981","https://openalex.org/W2083518264","https://openalex.org/W2105103777","https://openalex.org/W2519022190","https://openalex.org/W2619057161"],"related_works":["https://openalex.org/W2169618112","https://openalex.org/W2496244846","https://openalex.org/W2104362597","https://openalex.org/W2113059357","https://openalex.org/W3023720402","https://openalex.org/W2138890091","https://openalex.org/W3013924136","https://openalex.org/W2117541676","https://openalex.org/W2615366277","https://openalex.org/W2587665273"],"abstract_inverted_index":{"There":[0],"is":[1,112],"growing":[2],"demand":[3],"for":[4],"circuits":[5,31],"that":[6,154],"can":[7,55,157],"provide":[8],"ever":[9],"greater":[10],"performance":[11],"from":[12],"a":[13,58,62,82,98,102,159,164,173,177],"minimal":[14],"power":[15,64,70,110,122],"budget.":[16,65],"Example":[17],"applications":[18],"include":[19],"wireless":[20,49],"sensor":[21],"nodes,":[22],"mobile":[23],"devices,":[24],"and":[25,136,142],"biomedical":[26],"implants.":[27],"High":[28],"speed":[29],"clock":[30,53,76,93],"are":[32],"an":[33,89],"integral":[34],"part":[35,60],"of":[36,61,92,105,128,161,168,179],"such":[37,41],"systems,":[38],"playing":[39],"roles":[40],"as":[42],"providing":[43],"digital":[44],"processor":[45],"clocks,":[46],"or":[47],"generating":[48],"carrier":[50],"signals;":[51],"this":[52,108,121],"generation":[54,94],"often":[56],"take":[57],"large":[59,83],"system's":[63],"Common":[66],"techniques":[67],"to":[68,116,147],"reduce":[69],"consumption":[71,111],"generally":[72],"involve":[73],"reducing":[74],"the":[75,126,149,155],"speed,":[77],"and/or":[78],"complex":[79],"designs":[80],"using":[81,172],"circuit":[84,133,156],"area.":[85],"This":[86],"paper":[87],"proposes":[88],"alternative":[90],"method":[91],"based":[95,119],"on":[96],"driving":[97],"high-Q":[99],"resonator":[100,118,175],"with":[101,163,176],"periodic":[103],"chain":[104],"impulses.":[106],"In":[107],"way,":[109],"reduced":[113],"when":[114],"compared":[115],"traditional":[117],"designs;":[120],"reduction":[123],"comes":[124],"at":[125,170],"cost":[127],"increased":[129],"period":[130,166],"jitter.":[131],"A":[132],"was":[134,143],"designed":[135],"laid":[137],"out":[138],"in":[139,145],"0.18\u03bcm":[140],"CMOS,":[141],"simulated":[144],"order":[146],"test":[148],"technique.":[150],"Simulation":[151],"results":[152],"suggest":[153],"achieve":[158],"FoM":[160],"4.89GHz/mW,":[162],"peak":[165],"jitter":[167],"10.2ps":[169],"2.015GHz,":[171],"model":[174],"Q-factor":[178],"126.":[180]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}