{"id":"https://openalex.org/W2801441591","doi":"https://doi.org/10.1109/iscas.2018.8351515","title":"An LSSD Compliant Scan Cell for Flip-Flops","display_name":"An LSSD Compliant Scan Cell for Flip-Flops","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2801441591","doi":"https://doi.org/10.1109/iscas.2018.8351515","mag":"2801441591"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038825894","display_name":"Leonardo Rezende Juracy","orcid":"https://orcid.org/0000-0003-1445-7610"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Leonardo R. Juracy","raw_affiliation_strings":["School of Technology, PUCRS University - Av. Ipiranga, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"School of Technology, PUCRS University - Av. Ipiranga, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Matheus T. Moreira","raw_affiliation_strings":["School of Technology, PUCRS University - Av. Ipiranga, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"School of Technology, PUCRS University - Av. Ipiranga, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007948704","display_name":"Felipe A. Kuentzer","orcid":"https://orcid.org/0000-0003-3177-372X"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe A. Kuentzer","raw_affiliation_strings":["School of Technology, PUCRS University - Av. Ipiranga, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"School of Technology, PUCRS University - Av. Ipiranga, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025418231","display_name":"Fernando Moraes","orcid":"https://orcid.org/0000-0001-6126-6847"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernando G. Moraes","raw_affiliation_strings":["School of Technology, PUCRS University - Av. Ipiranga, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"School of Technology, PUCRS University - Av. Ipiranga, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012146188","display_name":"Alexandre M. Amory","orcid":"https://orcid.org/0000-0001-8432-3162"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alexandre M. Amory","raw_affiliation_strings":["School of Technology, PUCRS University - Av. Ipiranga, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"School of Technology, PUCRS University - Av. Ipiranga, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5038825894"],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":0.7574,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67844048,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.8370858430862427},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6470702290534973},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6259015798568726},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6011038422584534},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5500072240829468},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5010476112365723},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4396139085292816},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43011438846588135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3966062068939209},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3376813530921936},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3350943326950073},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26628461480140686},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21222072839736938},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.12977328896522522},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.1259523332118988},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11423417925834656},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10324835777282715},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09111866354942322}],"concepts":[{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.8370858430862427},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6470702290534973},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6259015798568726},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6011038422584534},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5500072240829468},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5010476112365723},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4396139085292816},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43011438846588135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3966062068939209},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3376813530921936},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3350943326950073},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26628461480140686},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21222072839736938},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.12977328896522522},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.1259523332118988},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11423417925834656},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10324835777282715},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09111866354942322},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1546526482","https://openalex.org/W1554885925","https://openalex.org/W1561610864","https://openalex.org/W2004437077","https://openalex.org/W2033045135","https://openalex.org/W2095351656","https://openalex.org/W2104677471","https://openalex.org/W2104938294","https://openalex.org/W2150872535","https://openalex.org/W2156667996","https://openalex.org/W2400091590","https://openalex.org/W2528919310","https://openalex.org/W2529177493","https://openalex.org/W2767796712","https://openalex.org/W4236432903","https://openalex.org/W6651354974"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2553035740","https://openalex.org/W2765347974","https://openalex.org/W2143584365","https://openalex.org/W2150046587","https://openalex.org/W2164493372","https://openalex.org/W2189059878","https://openalex.org/W2168652618","https://openalex.org/W2110102663"],"abstract_inverted_index":{"Most":[0],"recent":[1],"timing":[2],"resilient":[3],"templates":[4],"are":[5],"using":[6,70],"asynchronous":[7],"design":[8,18],"techniques":[9],"and":[10,14,25,43,80,87,108],"integrating":[11],"both":[12,41],"flip-flops":[13,44,58,81],"latches":[15,42,79],"in":[16,27,36,82],"their":[17],"to":[19,77,112],"enable":[20],"more":[21],"aggressive":[22],"performance":[23],"improvement":[24],"reduction":[26],"energy":[28],"consumption.":[29],"Despite":[30],"these":[31],"benefits,":[32],"they":[33],"impose":[34],"challenges":[35],"terms":[37],"of":[38],"testability":[39],"because":[40],"typically":[45],"use":[46],"different":[47],"test":[48],"protocols.":[49],"This":[50],"paper":[51],"presents":[52],"an":[53],"optimized":[54],"scan":[55,85],"cell":[56,103],"for":[57],"which":[59],"is":[60,75],"compatible":[61],"with":[62],"the":[63,71,83,88,101,113],"protocol":[64],"used":[65],"by":[66,93],"scannable":[67],"latches.":[68],"By":[69],"proposed":[72,102],"cell,":[73],"it":[74],"possible":[76],"have":[78],"same":[84],"chain":[86],"DfT":[89],"flow":[90],"fully":[91],"automated":[92],"commercial":[94],"EDA":[95],"tools.":[96],"Experimental":[97],"results":[98],"show":[99],"that":[100],"reduces":[104],"silicon":[105],"area,":[106],"leakage,":[107],"dynamic":[109],"power":[110],"compared":[111],"original":[114],"cell.":[115]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}