{"id":"https://openalex.org/W2799782672","doi":"https://doi.org/10.1109/iscas.2018.8351456","title":"Secure Implementation of TEL-compatible Flip-Flops using a Standard-Cell Approach","display_name":"Secure Implementation of TEL-compatible Flip-Flops using a Standard-Cell Approach","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2799782672","doi":"https://doi.org/10.1109/iscas.2018.8351456","mag":"2799782672"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351456","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351456","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090882290","display_name":"Davide Bellizia","orcid":"https://orcid.org/0000-0002-6947-4410"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bellizia","raw_affiliation_strings":["Department of Information, Electronic, Telecommunication Engineering, University of Rome Sapienza, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information, Electronic, Telecommunication Engineering, University of Rome Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Department of Information, Electronic, Telecommunication Engineering, University of Rome Sapienza, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information, Electronic, Telecommunication Engineering, University of Rome Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Department of Information, Electronic, Telecommunication Engineering, University of Rome Sapienza, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information, Electronic, Telecommunication Engineering, University of Rome Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3379,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67454117,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6848391890525818},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.5700101852416992},{"id":"https://openalex.org/keywords/information-leakage","display_name":"Information leakage","score":0.524612545967102},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5166573524475098},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4902413487434387},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.46146705746650696},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.44983890652656555},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.4385785460472107},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4376599192619324},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4286154508590698},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4223731756210327},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3817022442817688},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3792104721069336},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24620932340621948},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19807887077331543},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1868075132369995},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1523592174053192}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6848391890525818},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.5700101852416992},{"id":"https://openalex.org/C2779201187","wikidata":"https://www.wikidata.org/wiki/Q2775060","display_name":"Information leakage","level":2,"score":0.524612545967102},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5166573524475098},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4902413487434387},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.46146705746650696},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.44983890652656555},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.4385785460472107},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4376599192619324},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4286154508590698},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4223731756210327},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3817022442817688},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3792104721069336},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24620932340621948},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19807887077331543},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1868075132369995},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1523592174053192},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2018.8351456","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351456","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1506488","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1506488","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W748543074","https://openalex.org/W1506423869","https://openalex.org/W1522953023","https://openalex.org/W1585035790","https://openalex.org/W1602420333","https://openalex.org/W1607006990","https://openalex.org/W1862250914","https://openalex.org/W1985537414","https://openalex.org/W2030008667","https://openalex.org/W2139958505","https://openalex.org/W2144630005","https://openalex.org/W2154909745","https://openalex.org/W2164002677","https://openalex.org/W2169761426","https://openalex.org/W2345403319","https://openalex.org/W2500724038","https://openalex.org/W2554794856","https://openalex.org/W2607472449","https://openalex.org/W2769715520","https://openalex.org/W4231098049","https://openalex.org/W6622055060","https://openalex.org/W6634901926","https://openalex.org/W6635937959"],"related_works":["https://openalex.org/W2296608643","https://openalex.org/W3202664761","https://openalex.org/W2022533428","https://openalex.org/W2598874220","https://openalex.org/W1560489925","https://openalex.org/W2171058998","https://openalex.org/W3095312554","https://openalex.org/W2012930062","https://openalex.org/W1869441333","https://openalex.org/W2542589650"],"abstract_inverted_index":{"The":[0,34,75,87],"Time":[1],"Enclosed":[2],"Logic":[3],"(TEL)":[4],"is":[5,73,78,115],"a":[6,48,58,64,98],"dual-rail":[7],"signaling":[8],"protocol":[9],"used":[10],"in":[11,17,28,105,129,170],"the":[12,21,29,119,122,130,167,171],"context":[13],"of":[14,24,31,121,132],"cryptographic":[15,71],"circuits":[16],"order":[18],"to":[19,38,53,80,117,126,137,156],"maintain":[20],"time":[22],"enclosing":[23],"information":[25,56],"leakage":[26,46],"also":[27,83,128],"presence":[30,131],"capacitive":[32,35,168],"mismatch.":[33],"mismatch,":[36],"due":[37],"non-perfectly":[39],"balanced":[40],"differential":[41],"routing,":[42],"provides":[43],"additional":[44],"data-dependent":[45],"that":[47,113,148],"malicious":[49],"adversary":[50],"could":[51],"use":[52],"recover":[54],"secret":[55],"from":[57,166],"hardware":[59],"implementation.":[60],"In":[61],"this":[62],"work,":[63],"novel":[65,88,172],"TEL-compatible":[66],"standard-cell":[67,89],"based":[68],"flip-flop":[69,77,173],"for":[70,84],"application":[72],"presented.":[74],"new":[76],"intended":[79],"be":[81],"compatible":[82],"FPGA":[85],"applications.":[86],"architecture":[90],"has":[91,110,146],"been":[92,111],"tested":[93],"with":[94,142],"energy-defined":[95],"metrics":[96],"adopting":[97],"4-bit":[99],"register":[100],"as":[101],"case":[102],"study,":[103],"implemented":[104],"40nm":[106],"CMOS":[107],"process.":[108],"It":[109],"found":[112],"it":[114],"able":[116],"reduce":[118],"data-dependence":[120],"power":[123],"consumption":[124],"up":[125],"\u00d70.05":[127],"strong":[133],"mismatch":[134,169],"if":[135],"compared":[136],"unprotected":[138],"CMOS.":[139],"A":[140],"comparison":[141],"WDDL":[143],"and":[144,150,158,161],"MDPL":[145],"shown":[147],"NED":[149],"NSD":[151],"are":[152,164],"remarkably":[153],"reduced":[154],"(up":[155],"\u00d730":[157],"\u00d740":[159],"respectively),":[160],"their":[162],"values":[163],"independent":[165],"architecture.":[174]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}