{"id":"https://openalex.org/W2799971163","doi":"https://doi.org/10.1109/iscas.2018.8351431","title":"Layout-dependent effects aware g<sub>m</sub>/i<sub>D</sub>-based many-objective sizing optimization for analog integrated circuits","display_name":"Layout-dependent effects aware g<sub>m</sub>/i<sub>D</sub>-based many-objective sizing optimization for analog integrated circuits","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2799971163","doi":"https://doi.org/10.1109/iscas.2018.8351431","mag":"2799971163"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009347758","display_name":"Tuotian Liao","orcid":"https://orcid.org/0000-0003-0294-6804"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tuotian Liao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, Canada","institution_ids":["https://openalex.org/I130438778"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100705837","display_name":"Lihong Zhang","orcid":"https://orcid.org/0000-0003-2946-8072"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lihong Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, Canada","institution_ids":["https://openalex.org/I130438778"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130438778"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.9313780069351196},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.8733179569244385},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5761600732803345},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4704137146472931},{"id":"https://openalex.org/keywords/nonlinear-programming","display_name":"Nonlinear programming","score":0.43698710203170776},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43204912543296814},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4307713806629181},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4215392768383026},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3834066092967987},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.30849820375442505},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28900277614593506},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16159269213676453},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14108067750930786}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.9313780069351196},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.8733179569244385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5761600732803345},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4704137146472931},{"id":"https://openalex.org/C115527620","wikidata":"https://www.wikidata.org/wiki/Q769909","display_name":"Nonlinear programming","level":3,"score":0.43698710203170776},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43204912543296814},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4307713806629181},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4215392768383026},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3834066092967987},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.30849820375442505},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28900277614593506},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16159269213676453},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14108067750930786},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W22126472","https://openalex.org/W1727049600","https://openalex.org/W2015428081","https://openalex.org/W2018790177","https://openalex.org/W2023347947","https://openalex.org/W2032888474","https://openalex.org/W2067544246","https://openalex.org/W2091112914","https://openalex.org/W2100882222","https://openalex.org/W2111776955","https://openalex.org/W2141019759","https://openalex.org/W2152293425","https://openalex.org/W2167034725","https://openalex.org/W2304810057","https://openalex.org/W2332691800","https://openalex.org/W2475898412","https://openalex.org/W2509581976","https://openalex.org/W2588897393","https://openalex.org/W4244194021","https://openalex.org/W6600849004","https://openalex.org/W6682627371"],"related_works":["https://openalex.org/W1905216755","https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946"],"abstract_inverted_index":{"Layout-dependent":[0],"effects":[1,8],"(LDEs)":[2],"as":[3,64,66],"one":[4],"type":[5],"of":[6,59,84],"second-order":[7,15],"in":[9,19],"addition":[10],"to":[11],"parasitics,":[12],"the":[13,52,72,78],"primary":[14],"effect,":[16],"are":[17,68],"considered":[18],"our":[20,85],"proposed":[21,73,86],"two-stage":[22,91],"hybrid":[23,74],"sizing":[24,31,48,75,92],"methodology":[25],"for":[26,51],"analog":[27],"circuits.":[28],"The":[29],"first-stage":[30],"optimization":[32],"is":[33],"realized":[34],"by":[35],"using":[36],"gm/ID-based":[37,87],"symbolic":[38],"modeling":[39],"and":[40,57,61,89],"nonlinear":[41],"programming.":[42],"A":[43],"many-objective":[44],"evolutionary":[45],"algorithm":[46],"based":[47],"refiner":[49],"works":[50],"second-stage":[53],"optimization.":[54],"MOSFET":[55],"characterization":[56],"considerations":[58],"intrinsic":[60],"interconnect":[62],"parasitics":[63],"well":[65],"LDEs":[67],"addressed":[69],"progressively":[70],"throughout":[71],"flow.":[76],"Finally,":[77],"experimental":[79],"results":[80],"demonstrate":[81],"high":[82],"efficacy":[83],"parasitic-aware":[88],"LDE-aware":[90],"methodology.":[93]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}