{"id":"https://openalex.org/W2801352139","doi":"https://doi.org/10.1109/iscas.2018.8351430","title":"Transient Clock Power Estimation of Pre-CTS Netlist","display_name":"Transient Clock Power Estimation of Pre-CTS Netlist","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2801352139","doi":"https://doi.org/10.1109/iscas.2018.8351430","mag":"2801352139"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351430","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001343991","display_name":"Yonghwi Kwon","orcid":"https://orcid.org/0000-0001-5902-7900"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yonghwi Kwon","raw_affiliation_strings":["School of Electrical Engineering, KAIST, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101764248","display_name":"Jinwook Jung","orcid":"https://orcid.org/0000-0002-9384-5277"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jinwook Jung","raw_affiliation_strings":["School of Electrical Engineering, KAIST, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031562748","display_name":"Inhak Han","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Inhak Han","raw_affiliation_strings":["Baum, Concord, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Baum, Concord, MA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["School of Electrical Engineering, KAIST, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9668557047843933},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.8039988279342651},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7548352479934692},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6679929494857788},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.6602389216423035},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.652907133102417},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.630102276802063},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5991952419281006},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5584039092063904},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5459812879562378},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5155691504478455},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46829456090927124},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.43897730112075806},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2530796527862549},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22954246401786804},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.12928467988967896},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0930381715297699}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9668557047843933},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.8039988279342651},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7548352479934692},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6679929494857788},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.6602389216423035},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.652907133102417},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.630102276802063},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5991952419281006},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5584039092063904},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5459812879562378},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5155691504478455},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46829456090927124},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.43897730112075806},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2530796527862549},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22954246401786804},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.12928467988967896},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0930381715297699},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351430","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2020773995","https://openalex.org/W2047860334","https://openalex.org/W2069142841","https://openalex.org/W2096987757","https://openalex.org/W2124618076","https://openalex.org/W2143629014","https://openalex.org/W2148138104","https://openalex.org/W2152406824"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3006003651","https://openalex.org/W2127892766","https://openalex.org/W2144282137"],"abstract_inverted_index":{"Clock":[0],"tree":[1,78,133],"synthesis":[2],"(CTS)":[3],"is":[4,28,35,108,149],"performed":[5],"in":[6,23,60,66],"a":[7,58,67,111,122],"very":[8,150],"late":[9],"stage":[10],"of":[11,46,63,105,131,138,159],"design.":[12,69],"Power":[13],"estimation,":[14],"therefore,":[15],"can":[16],"only":[17,160],"be":[18],"done":[19],"without":[20],"clock":[21,33,47,55,64,77,117,132,146],"network":[22,34],"most":[24],"design":[25],"stages,":[26],"which":[27],"not":[29],"desirable":[30],"given":[31],"that":[32,127],"usually":[36],"the":[37,61,76,129,136,144,153],"biggest":[38],"power":[39,65,118,147],"consumer.":[40],"One":[41],"may":[42],"adopt":[43],"an":[44],"estimate":[45,75,115],"power,":[48],"but":[49],"its":[50],"dynamic":[51],"nature":[52],"arising":[53],"from":[54,110],"gating":[56,81,102],"brings":[57],"challenge":[59],"estimation":[62,130],"pre-CTS":[68],"In":[70],"this":[71],"paper,":[72],"we":[73],"(1)":[74,128],"components":[79,134],"(clock":[80],"cells":[82],"(CGCs)":[83],"and":[84,97,142],"buffers":[85],"as":[86,88],"well":[87],"their":[89],"wireloads)":[90],"by":[91],"using":[92],"artificial":[93],"neural":[94],"networks":[95],"(ANNs)":[96],"(2)":[98,143],"use":[99],"them":[100],"while":[101],"or":[103],"ungating":[104],"each":[106],"CGC":[107],"identified":[109],"netlist":[112],"cycle-by-cycle":[113],"to":[114,152],"transient":[116],"consumption.":[119],"Experiments":[120],"with":[121,156],"few":[123],"test":[124],"circuits":[125],"indicate":[126],"causes":[135],"error":[137,158],"13%":[139],"on":[140],"average,":[141],"estimated":[145],"waveform":[148,155],"close":[151],"actual":[154],"average":[157],"2%.":[161]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}