{"id":"https://openalex.org/W2802664332","doi":"https://doi.org/10.1109/iscas.2018.8351374","title":"A DLL-based Configurable Multi-Phase Clock Generator for True-Time-Delay Wideband FMCW Phased-Array in 40nm CMOS","display_name":"A DLL-based Configurable Multi-Phase Clock Generator for True-Time-Delay Wideband FMCW Phased-Array in 40nm CMOS","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2802664332","doi":"https://doi.org/10.1109/iscas.2018.8351374","mag":"2802664332"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101581584","display_name":"Zhe Liu","orcid":"https://orcid.org/0000-0001-7268-6214"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Zhe Liu","raw_affiliation_strings":["Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010364024","display_name":"Liheng Lou","orcid":"https://orcid.org/0000-0002-3431-8709"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Liheng Lou","raw_affiliation_strings":["Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057484459","display_name":"Zhongyuan Fang","orcid":"https://orcid.org/0000-0002-6499-4353"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Zhongyuan Fang","raw_affiliation_strings":["Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026522298","display_name":"Kai Tang","orcid":"https://orcid.org/0000-0001-8512-3701"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kai Tang","raw_affiliation_strings":["Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020415885","display_name":"Ting Guo","orcid":"https://orcid.org/0000-0002-7853-7479"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ting Guo","raw_affiliation_strings":["Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016044907","display_name":"Yuanjin Zheng","orcid":"https://orcid.org/0000-0002-5768-367X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yuanjin Zheng","raw_affiliation_strings":["Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virtus, IC Design Centre of Excellence, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.8110941648483276},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.6758061647415161},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6370755434036255},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6288340091705322},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6090564727783203},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5180206894874573},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.4899982511997223},{"id":"https://openalex.org/keywords/phased-array","display_name":"Phased array","score":0.4895978569984436},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4515707194805145},{"id":"https://openalex.org/keywords/system-time","display_name":"System time","score":0.41753795742988586},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2978198528289795},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2497357428073883},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11518174409866333},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.08833852410316467},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0682227611541748}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.8110941648483276},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.6758061647415161},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6370755434036255},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6288340091705322},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6090564727783203},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5180206894874573},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.4899982511997223},{"id":"https://openalex.org/C55494473","wikidata":"https://www.wikidata.org/wiki/Q727898","display_name":"Phased array","level":3,"score":0.4895978569984436},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4515707194805145},{"id":"https://openalex.org/C192082776","wikidata":"https://www.wikidata.org/wiki/Q7663751","display_name":"System time","level":3,"score":0.41753795742988586},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2978198528289795},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2497357428073883},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11518174409866333},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.08833852410316467},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0682227611541748},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C21822782","wikidata":"https://www.wikidata.org/wiki/Q131214","display_name":"Antenna (radio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322410","display_name":"MediaTek","ror":"https://ror.org/05g9jck81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1997689645","https://openalex.org/W2002169234","https://openalex.org/W2011158600","https://openalex.org/W2047033126","https://openalex.org/W2075554663","https://openalex.org/W2133806780","https://openalex.org/W2145648782","https://openalex.org/W2153119050","https://openalex.org/W2277964521","https://openalex.org/W2281903249","https://openalex.org/W2310418070","https://openalex.org/W2493823165"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2301158783","https://openalex.org/W2369998856","https://openalex.org/W2904837305","https://openalex.org/W2133120878","https://openalex.org/W1969806930","https://openalex.org/W2002107209","https://openalex.org/W2376956425","https://openalex.org/W1984967896"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,44,52,86],"delay":[4,64],"locked":[5],"loop":[6],"(DLL)":[7],"based":[8],"configurable":[9,29,62],"multi-phase":[10,36,58],"clock":[11,59,81],"generator":[12,60,82],"with":[13,38,65],"wide":[14],"operating":[15],"range":[16],"and":[17,31],"high":[18,66],"resolution":[19,67],"is":[20,23,32,41],"proposed.":[21],"It":[22],"implemented":[24],"by":[25],"adopting":[26],"array":[27,48],"of":[28,68,72],"DLLs":[30],"able":[33],"to":[34,77],"generate":[35],"frequencies":[37],"true-time-delay,":[39],"which":[40],"essential":[42],"in":[43,51],"wideband":[45],"FMCW":[46],"phased":[47],"system.":[49],"Fabricated":[50],"40nm":[53],"CMOS":[54],"process,":[55],"the":[56],"proposed":[57],"achieves":[61],"phase":[63],"7ps":[69],"under":[70],"varies":[71],"reference":[73],"frequency":[74],"from":[75,85],"400MHz":[76],"2.5":[78],"GHz.":[79],"The":[80],"consumes":[83],"20.9mW":[84],"1.1V":[87],"supply.":[88]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}