{"id":"https://openalex.org/W2800532110","doi":"https://doi.org/10.1109/iscas.2018.8351310","title":"Design of a half-rate receiver for a 10Gbps automotive serial interface with 1-tap-unrolled 4-taps DFE and custom CDR algorithm","display_name":"Design of a half-rate receiver for a 10Gbps automotive serial interface with 1-tap-unrolled 4-taps DFE and custom CDR algorithm","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2800532110","doi":"https://doi.org/10.1109/iscas.2018.8351310","mag":"2800532110"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/11380/1328050","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060798247","display_name":"Andrea Bandiziol","orcid":"https://orcid.org/0000-0002-7950-0416"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Bandiziol","raw_affiliation_strings":["DPIA, Universit\u00e1 degli Studi di Udine, Udine, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DPIA, Universit\u00e1 degli Studi di Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061164775","display_name":"Werner Grollitsch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Werner Grollitsch","raw_affiliation_strings":["Infineon Technologies, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004318385","display_name":"Francesco Brandonisio","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Francesco Brandonisio","raw_affiliation_strings":["Infineon Technologies, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054544055","display_name":"Matteo Bassi","orcid":"https://orcid.org/0000-0001-6328-0431"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Matteo Bassi","raw_affiliation_strings":["Infineon Technologies, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011833987","display_name":"Roberto Nonis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Roberto Nonis","raw_affiliation_strings":["Infineon Technologies, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033037232","display_name":"Pierpaolo Palestri","orcid":"https://orcid.org/0000-0002-1672-1166"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pierpaolo Palestri","raw_affiliation_strings":["DPIA, Universit\u00e1 degli Studi di Udine, Udine, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DPIA, Universit\u00e1 degli Studi di Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3379,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.8787127,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"12","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6934139728546143},{"id":"https://openalex.org/keywords/automotive-industry","display_name":"Automotive industry","score":0.5946986079216003},{"id":"https://openalex.org/keywords/interference","display_name":"Interference (communication)","score":0.574656069278717},{"id":"https://openalex.org/keywords/intersymbol-interference","display_name":"Intersymbol interference","score":0.5662820339202881},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5591654777526855},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.5449040532112122},{"id":"https://openalex.org/keywords/equalizer","display_name":"Equalizer","score":0.47198420763015747},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4552837610244751},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.438377320766449},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.36970436573028564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3553706407546997},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2974402606487274},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.2839355170726776},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2211880087852478},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.14565721154212952},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.1420108675956726},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13579773902893066}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6934139728546143},{"id":"https://openalex.org/C526921623","wikidata":"https://www.wikidata.org/wiki/Q190117","display_name":"Automotive industry","level":2,"score":0.5946986079216003},{"id":"https://openalex.org/C32022120","wikidata":"https://www.wikidata.org/wiki/Q797225","display_name":"Interference (communication)","level":3,"score":0.574656069278717},{"id":"https://openalex.org/C97812054","wikidata":"https://www.wikidata.org/wiki/Q2166055","display_name":"Intersymbol interference","level":3,"score":0.5662820339202881},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5591654777526855},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.5449040532112122},{"id":"https://openalex.org/C67545415","wikidata":"https://www.wikidata.org/wiki/Q5384218","display_name":"Equalizer","level":3,"score":0.47198420763015747},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4552837610244751},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.438377320766449},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.36970436573028564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3553706407546997},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2974402606487274},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.2839355170726776},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2211880087852478},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.14565721154212952},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.1420108675956726},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13579773902893066},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2018.8351310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:air.uniud.it:11390/1135439","is_oa":false,"landing_page_url":"http://hdl.handle.net/11390/1135439","pdf_url":null,"source":{"id":"https://openalex.org/S4306401163","display_name":"Institutional Research Information System (University of Udine)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I129043915","host_organization_name":"University of Udine","host_organization_lineage":["https://openalex.org/I129043915"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1328050","is_oa":true,"landing_page_url":"https://hdl.handle.net/11380/1328050","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1328050","is_oa":true,"landing_page_url":"https://hdl.handle.net/11380/1328050","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2003473732","https://openalex.org/W2061916631","https://openalex.org/W2065016886","https://openalex.org/W2070392532","https://openalex.org/W2070447016","https://openalex.org/W2073164892","https://openalex.org/W2100403807","https://openalex.org/W2140085321","https://openalex.org/W2145923236","https://openalex.org/W2173450406","https://openalex.org/W2176101535","https://openalex.org/W2177443808","https://openalex.org/W2179512624","https://openalex.org/W2289900363","https://openalex.org/W2290190397","https://openalex.org/W2291503793","https://openalex.org/W2491890768","https://openalex.org/W2576082940","https://openalex.org/W2752661406","https://openalex.org/W3145515488","https://openalex.org/W6681550123"],"related_works":["https://openalex.org/W2150616327","https://openalex.org/W1640794007","https://openalex.org/W3204229206","https://openalex.org/W2089850350","https://openalex.org/W2100996924","https://openalex.org/W238401686","https://openalex.org/W2119472302","https://openalex.org/W2048342665","https://openalex.org/W2077027814","https://openalex.org/W2066338701"],"abstract_inverted_index":{"Robust":[0],"and":[1,21,54,68],"reliable":[2],"operation":[3],"of":[4,23,50,77],"high-speed":[5],"serial":[6],"interfaces":[7],"(HSSI)":[8],"in":[9],"automotive":[10],"environment":[11],"is":[12,41],"challenging.":[13],"In":[14],"this":[15],"paper,":[16],"we":[17],"present":[18],"the":[19,47,75,78],"analysis":[20],"design":[22],"a":[24,63],"10Gbps":[25],"receiver":[26],"with":[27,33,46,62],"4-taps":[28],"decision":[29],"feedback":[30],"equalizer":[31],"(DFE)":[32],"1-tap":[34],"unrolled.":[35],"A":[36],"novel":[37],"clock-and-data-recovery":[38],"(CDR)":[39],"algorithm":[40],"presented":[42],"to":[43,73],"consistently":[44],"deal":[45],"combined":[48],"effect":[49],"Inter-Symbol":[51],"Interference":[52],"(ISI)":[53],"DFE":[55],"on":[56],"data":[57],"transitions.":[58],"The":[59],"receiver,":[60],"designed":[61],"28nm":[64],"technology,":[65],"consumes":[66],"2.05mW/Gbps":[67],"post-layout":[69],"simulations":[70],"are":[71],"reported":[72],"show":[74],"advantage":[76],"proposed":[79],"architecture.":[80]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}