{"id":"https://openalex.org/W2799682470","doi":"https://doi.org/10.1109/iscas.2018.8351280","title":"Design of A Low Noise Neural Recording Amplifier for Closed-loop Neuromodulation Applications","display_name":"Design of A Low Noise Neural Recording Amplifier for Closed-loop Neuromodulation Applications","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2799682470","doi":"https://doi.org/10.1109/iscas.2018.8351280","mag":"2799682470"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058683230","display_name":"Deng Luo","orcid":"https://orcid.org/0000-0003-0475-8268"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Deng Luo","raw_affiliation_strings":["Institute of Microelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100656860","display_name":"Milin Zhang","orcid":"https://orcid.org/0000-0001-6915-0734"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Milin Zhang","raw_affiliation_strings":["Tsinghua University, Department of Electronic Engineering","Department of Electronic Engineering, Tsinghua University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Department of Electronic Engineering","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100356864","display_name":"Zhihua Wang","orcid":"https://orcid.org/0000-0001-6567-0759"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhihua Wang","raw_affiliation_strings":["Institute of Microelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.5656832456588745},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5464739203453064},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.49276211857795715},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.460705429315567},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4477965533733368},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44294968247413635},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4139552712440491},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.4125326871871948},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2680019438266754},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2282065451145172}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.5656832456588745},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5464739203453064},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.49276211857795715},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.460705429315567},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4477965533733368},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44294968247413635},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4139552712440491},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.4125326871871948},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2680019438266754},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2282065451145172}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1906184128","https://openalex.org/W1975919757","https://openalex.org/W2014359522","https://openalex.org/W2043611436","https://openalex.org/W2109472370","https://openalex.org/W2153232339","https://openalex.org/W2582798323"],"related_works":["https://openalex.org/W2366352762","https://openalex.org/W2613964090","https://openalex.org/W2081322886","https://openalex.org/W2380425739","https://openalex.org/W2349324463","https://openalex.org/W2157802116","https://openalex.org/W2291633415","https://openalex.org/W2765125811","https://openalex.org/W3047813805","https://openalex.org/W2113057816"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,15,18,25,36,38,41,72,78,84,86,93,96],"design":[4],"of":[5,17,40,95,121,139,143,148],"a":[6,105,141,146],"low-noise":[7],"chopper":[8],"amplifier":[9,42,110],"for":[10],"neural":[11],"signal":[12],"acquisition":[13],"in":[14,24,71],"presence":[16],"in-band":[19],"stimulation":[20],"artifacts":[21],"that":[22],"exist":[23],"closed-loop":[26],"neuromodulation":[27],"system.":[28],"In":[29],"order":[30],"to":[31,35,45,55,75],"avoid":[32],"saturation":[33],"due":[34],"artifacts,":[37],"gain":[39],"is":[43,53,69,90,127],"designed":[44],"be":[46],"26dB.":[47],"A":[48,135],"modified":[49],"positive":[50],"feedback":[51],"loop":[52],"introduced":[54],"boost":[56],"both":[57],"inband":[58],"and":[59,131,145],"DC":[60,136],"input":[61,94,137],"impedance.":[62],"The":[63,99,109,123],"Gm-C":[64,97],"integrator":[65],"without":[66],"external":[67],"capacitors":[68],"used":[70],"DC-Servo-Loop":[73],"(DSL)":[74],"filter":[76],"out":[77],"electrode":[79],"offset.":[80],"To":[81],"further":[82],"enhance":[83],"linearity,":[85],"voltage":[87],"divider":[88],"technique":[89],"employed":[91],"at":[92],"integrator.":[98],"proposed":[100],"work":[101],"was":[102],"fabricated":[103],"using":[104],"0.18um":[106],"CMOS":[107],"process.":[108],"consumes":[111],"3.42\u03bcW":[112],"under":[113],"1.8V":[114],"supply":[115],"voltage,":[116],"while":[117],"occupying":[118],"an":[119],"area":[120],"0.219mm2.":[122],"measured":[124],"input-referred":[125],"noise":[126],"1.12\u03bcVrms(1":[128],"Hz-200":[129],"Hz)":[130],"4.65\u03bcVrms(200":[132],"Hz-5":[133],"kHz).":[134],"impedance":[138],"90M\u03a9,":[140],"CMRR":[142],"103dB,":[144],"PSRR":[147],"78dB":[149],"are":[150],"achieved":[151],"as":[152],"well.":[153]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}