{"id":"https://openalex.org/W2801776471","doi":"https://doi.org/10.1109/iscas.2018.8351251","title":"Multi-Bit Pulsed-Latch Based Low Power Synchronous Circuit Design","display_name":"Multi-Bit Pulsed-Latch Based Low Power Synchronous Circuit Design","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2801776471","doi":"https://doi.org/10.1109/iscas.2018.8351251","mag":"2801776471"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024530254","display_name":"Kamlesh Kumar Singh","orcid":"https://orcid.org/0000-0002-9382-6068"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Kamlesh Singh","raw_affiliation_strings":["Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042412788","display_name":"Omar Alejandro Rodriguez Rosas","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Omar Alejandro Rodriguez Rosas","raw_affiliation_strings":["Technische Universiteit Eindhoven, Eindhoven, Noord-Brabant, NL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universiteit Eindhoven, Eindhoven, Noord-Brabant, NL","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042636120","display_name":"Hailong Jiao","orcid":"https://orcid.org/0000-0002-2815-6168"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hailong Jiao","raw_affiliation_strings":["Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030551618","display_name":"Jos Huisken","orcid":"https://orcid.org/0000-0003-4692-2601"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jos Huisken","raw_affiliation_strings":["Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050945839","display_name":"Jos\u00e9 Pineda de Gyvez","orcid":"https://orcid.org/0000-0002-0723-7065"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jose Pineda de Gyvez","raw_affiliation_strings":["Technische Universiteit Eindhoven, Eindhoven, Noord-Brabant, NL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universiteit Eindhoven, Eindhoven, Noord-Brabant, NL","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6037495136260986},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5694114565849304},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.542529821395874},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5217876434326172},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5177056789398193},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4896850883960724},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4537600874900818},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.4530888795852661},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4513482451438904},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3267294764518738},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29198789596557617}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6037495136260986},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5694114565849304},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.542529821395874},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5217876434326172},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5177056789398193},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4896850883960724},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4537600874900818},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.4530888795852661},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4513482451438904},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3267294764518738},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29198789596557617},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/iscas.2018.8351251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/ff3c1577-198f-46e9-8471-b54611c3ea16","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/ff3c1577-198f-46e9-8471-b54611c3ea16","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Singh, K, Rosas, O A R, Jiao, H, Huisken, J & De Gyvez, J P 2018, Multi-bit pulsed-latch based low power synchronous circuit design. in 2018 IEEE International Symposium on Circuits and Systems (ISCAS)., 8351251, IEEE Computer Society, Piscataway, 2018 IEEE International Symposium on Circuits and Systems (ISCAS 2018), Florence, Italy, 27/05/18. https://doi.org/10.1109/ISCAS.2018.8351251","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:903710","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=903710","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:oai:library.tue.nl:903710","is_oa":false,"landing_page_url":"http://repository.tue.nl/903710","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:tue:oai:pure.tue.nl:publications/ff3c1577-198f-46e9-8471-b54611c3ea16","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/ff3c1577-198f-46e9-8471-b54611c3ea16","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS), 2018-May","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1969440359","https://openalex.org/W1994660004","https://openalex.org/W1997172759","https://openalex.org/W2026531723","https://openalex.org/W2031970782","https://openalex.org/W2038975678","https://openalex.org/W2041532085","https://openalex.org/W2075814200","https://openalex.org/W2082421670","https://openalex.org/W2133484447","https://openalex.org/W2741512718","https://openalex.org/W3142628388","https://openalex.org/W3150807572","https://openalex.org/W3151246649","https://openalex.org/W3152276953","https://openalex.org/W4245410072"],"related_works":["https://openalex.org/W2389800961","https://openalex.org/W3013601069","https://openalex.org/W1995389502","https://openalex.org/W2796521923","https://openalex.org/W2967868444","https://openalex.org/W2991739378","https://openalex.org/W3159999783","https://openalex.org/W95651076","https://openalex.org/W2770163697","https://openalex.org/W2110521006"],"abstract_inverted_index":{"Pulsed-latches":[0],"emerge":[1],"as":[2,14,74,115],"an":[3,15,71,82],"ideal":[4],"sequencing":[5],"element":[6],"for":[7,63],"low":[8,22],"power":[9,23,59,90],"digital":[10,34],"circuit":[11],"design,":[12],"serving":[13],"alternative":[16],"of":[17,38,66,92],"flip-flops.":[18],"In":[19],"this":[20],"paper,":[21],"multi-bit":[24,42,54,113],"pulsed-latches":[25,43,114],"are":[26,61,101],"proposed":[27,41,112],"to":[28,57,76,105,117],"construct":[29],"pipeline":[30],"stages":[31],"in":[32,44,81],"synchronous":[33],"circuits.":[35],"A":[36],"method":[37],"integrating":[39],"the":[40,45,53,77,89,93,98,111,118],"commercial":[46],"design":[47],"flows":[48],"is":[49],"also":[50],"introduced.":[51],"With":[52],"pulsed-latches,":[55],"up":[56,104],"45%":[58],"savings":[60],"achieved":[62],"a":[64],"variety":[65],"ITC":[67],"benchmark":[68],"circuits":[69],"and":[70,97,107],"ARM":[72],"Cortex-M0":[73],"compared":[75,116],"flip-flop":[78,119],"based":[79,120],"designs":[80],"industrial":[83],"28-nm":[84],"FDSOI":[85],"CMOS":[86],"technology.":[87],"Furthermore,":[88],"consumption":[91],"clock":[94],"distribution":[95],"network":[96],"layout":[99],"area":[100],"reduced":[102],"by":[103],"83%":[106],"16%,":[108],"respectively,":[109],"with":[110],"designs.":[121]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}