{"id":"https://openalex.org/W2801286083","doi":"https://doi.org/10.1109/iscas.2018.8351155","title":"Design Considerations of Monolithically Integrated Voltage Regulators for Multicore Processors","display_name":"Design Considerations of Monolithically Integrated Voltage Regulators for Multicore Processors","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2801286083","doi":"https://doi.org/10.1109/iscas.2018.8351155","mag":"2801286083"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090827427","display_name":"Hesam Fathi Moghadam","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hesam Fathi Moghadam","raw_affiliation_strings":["Systems Research Group, Oracle Labs, Redwood Shores, USA"],"affiliations":[{"raw_affiliation_string":"Systems Research Group, Oracle Labs, Redwood Shores, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065437579","display_name":"Jieun Jang","orcid":"https://orcid.org/0000-0003-0224-6154"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jieun Jang","raw_affiliation_strings":["Systems Research Group, Oracle Labs, Redwood Shores, USA"],"affiliations":[{"raw_affiliation_string":"Systems Research Group, Oracle Labs, Redwood Shores, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019897514","display_name":"Michael Dayringer","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Dayringer","raw_affiliation_strings":["Systems Research Group, Oracle Labs, Redwood Shores, USA"],"affiliations":[{"raw_affiliation_string":"Systems Research Group, Oracle Labs, Redwood Shores, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040247865","display_name":"Thipok Rak-amnouykit","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thipok Rak-amnouykit","raw_affiliation_strings":["Systems Research Group, Oracle Labs, Redwood Shores, USA"],"affiliations":[{"raw_affiliation_string":"Systems Research Group, Oracle Labs, Redwood Shores, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056891395","display_name":"Guanghua Shu","orcid":"https://orcid.org/0000-0001-7972-8616"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guanghua Shu","raw_affiliation_strings":["Systems Research Group, Oracle Labs, Redwood Shores, USA"],"affiliations":[{"raw_affiliation_string":"Systems Research Group, Oracle Labs, Redwood Shores, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007913698","display_name":"Anatoly Yakovlev","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anatoly Yakovlev","raw_affiliation_strings":["Systems Research Group, Oracle Labs, Redwood Shores, USA"],"affiliations":[{"raw_affiliation_string":"Systems Research Group, Oracle Labs, Redwood Shores, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100333647","display_name":"Yue Zhang","orcid":"https://orcid.org/0000-0001-6893-7199"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yue Zhang","raw_affiliation_strings":["Systems Research Group, Oracle Labs, Redwood Shores, USA"],"affiliations":[{"raw_affiliation_string":"Systems Research Group, Oracle Labs, Redwood Shores, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089539907","display_name":"David Hopkins","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Hopkins","raw_affiliation_strings":["Systems Research Group, Oracle Labs, Redwood Shores, USA"],"affiliations":[{"raw_affiliation_string":"Systems Research Group, Oracle Labs, Redwood Shores, USA","institution_ids":["https://openalex.org/I1342911587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5090827427"],"corresponding_institution_ids":["https://openalex.org/I1342911587"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.03863458,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7388566136360168},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5389580726623535},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.494825541973114},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3374757766723633},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2727384567260742},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2692079544067383},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21789658069610596}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7388566136360168},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5389580726623535},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.494825541973114},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3374757766723633},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2727384567260742},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2692079544067383},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21789658069610596}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1971466600","https://openalex.org/W1990884219","https://openalex.org/W2018960859","https://openalex.org/W2116175063","https://openalex.org/W2125117676","https://openalex.org/W2138263555","https://openalex.org/W2172564620","https://openalex.org/W2180360041","https://openalex.org/W2207400145","https://openalex.org/W2292508185","https://openalex.org/W2340076492","https://openalex.org/W2516927316","https://openalex.org/W2593999461","https://openalex.org/W4249363059","https://openalex.org/W6677377052"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"Presented":[0],"in":[1,25],"this":[2],"paper":[3],"are":[4,55],"design":[5],"considerations":[6],"for":[7],"a":[8,15],"Monolithically":[9],"Integrated":[10],"Voltage":[11],"Regulator":[12],"(MIVR)":[13],"targeting":[14],"32mm":[16],"<sup":[17],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[18],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[19],"multicore":[20],"processor":[21],"test":[22],"chip":[23],"taped-out":[24],"TSMC":[26],"28nm":[27],"process.":[28],"This":[29],"is":[30],"the":[31,35],"first":[32],"work":[33],"discussing":[34],"utilization":[36],"of":[37,45,53],"on-die":[38,68],"magnetic":[39],"core":[40],"inductors":[41,49],"to":[42,62],"support":[43],">50A":[44],"load":[46],"current.":[47],"64":[48],"with":[50],"switching":[51],"frequency":[52],"140MHz":[54],"strategically":[56],"grouped":[57],"into":[58],"eight":[59],"interleaving":[60],"phases":[61],"achieve":[63],"85%":[64],"efficiency":[65],"and":[66],"minimize":[67],"voltage":[69],"drop.":[70]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}