{"id":"https://openalex.org/W2802631930","doi":"https://doi.org/10.1109/iscas.2018.8351142","title":"Architecture Generator for Type-3 Unum Posit Adder/Subtractor","display_name":"Architecture Generator for Type-3 Unum Posit Adder/Subtractor","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2802631930","doi":"https://doi.org/10.1109/iscas.2018.8351142","mag":"2802631930"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080026041","display_name":"Manish Kumar Jaiswal","orcid":"https://orcid.org/0000-0002-8722-508X"},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Manish Kumar Jaiswal","raw_affiliation_strings":["Dept. of EEE, The University of Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of EEE, The University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I889458895"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020581824","display_name":"Hayden Kwok\u2010Hay So","orcid":"https://orcid.org/0000-0002-6514-0237"},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Hayden K.-H So","raw_affiliation_strings":["Dept. of EEE, The University of Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of EEE, The University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I889458895"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I889458895"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8211239576339722},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.728300929069519},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.6266125440597534},{"id":"https://openalex.org/keywords/subtractor","display_name":"Subtractor","score":0.6264536380767822},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6212508082389832},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5708673596382141},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5339155793190002},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5313713550567627},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.5157828330993652},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.46806278824806213},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44473573565483093},{"id":"https://openalex.org/keywords/subtraction","display_name":"Subtraction","score":0.4205705523490906},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3918997049331665},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3798707127571106},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3220991790294647},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18271616101264954},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.16393566131591797},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.10331279039382935},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08062690496444702}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8211239576339722},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.728300929069519},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.6266125440597534},{"id":"https://openalex.org/C187805909","wikidata":"https://www.wikidata.org/wiki/Q1142401","display_name":"Subtractor","level":4,"score":0.6264536380767822},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6212508082389832},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5708673596382141},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5339155793190002},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5313713550567627},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.5157828330993652},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.46806278824806213},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44473573565483093},{"id":"https://openalex.org/C68060419","wikidata":"https://www.wikidata.org/wiki/Q40754","display_name":"Subtraction","level":2,"score":0.4205705523490906},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3918997049331665},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3798707127571106},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3220991790294647},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18271616101264954},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.16393566131591797},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10331279039382935},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08062690496444702},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1861262881","https://openalex.org/W2040648533","https://openalex.org/W2115002670","https://openalex.org/W2126762902","https://openalex.org/W2136801000","https://openalex.org/W2207050309","https://openalex.org/W2336135732","https://openalex.org/W2531865568","https://openalex.org/W2553043960","https://openalex.org/W2743322459","https://openalex.org/W2889447872","https://openalex.org/W6639136409","https://openalex.org/W6729707806"],"related_works":["https://openalex.org/W2541509322","https://openalex.org/W2126882773","https://openalex.org/W2959321197","https://openalex.org/W4206835326","https://openalex.org/W2782079150","https://openalex.org/W2284296174","https://openalex.org/W56589247","https://openalex.org/W2767671766","https://openalex.org/W1969066812","https://openalex.org/W3037505396"],"abstract_inverted_index":{"This":[0,96,111],"paper":[1,146],"is":[2,31,37,147],"aimed":[3,148],"towards":[4,149],"the":[5,27,89,150],"hardware":[6,35,141],"architecture":[7,36],"aspect":[8],"of":[9,74,100,152],"a":[10,65,72,98,106,140],"recently":[11],"proposed":[12],"posit":[13,28,43,136,163],"number":[14,20],"system":[15],"under":[16,105],"type-3":[17],"unum":[18],"(universal":[19],"system).":[21],"Here,":[22],"an":[23,153],"algorithmic":[24],"flow":[25],"for":[26,162],"addition/subtraction":[29],"arithmetic":[30,60],"developed":[32],"and":[33,48,58,80,103,119,127,169],"its":[34],"designed.":[38],"Compare":[39],"to":[40,85],"floating":[41],"point,":[42],"provides":[44,97],"better":[45],"dynamic":[46,101,117,128],"range":[47,102,118],"accuracy":[49],"over":[50],"same":[51],"word":[52,108],"size,":[53],"along":[54,116],"with":[55,125,166],"more":[56],"accurate":[57],"exact":[59],"support.":[61],"Posit":[62],"format":[63,115,137],"includes":[64],"run-time":[66,77,133],"varying":[67,78],"exponent":[68],"component,":[69],"provided":[70],"by":[71],"combination":[73,99],"regime-bits":[75],"(of":[76,82],"length)":[79],"exponent-bits":[81],"size":[83,109],"up":[84],"ES":[86],"bits).":[87],"Thus,":[88],"mantissa":[90],"precision":[91,104,120],"also":[92,138],"varies":[93],"at":[94],"run-time.":[95],"given":[107],"(N).":[110],"possible":[112],"variation":[113,134],"in":[114,135],"may":[121],"attract":[122],"various":[123],"applications":[124],"different(accuracy":[126],"range)":[129],"requirement.":[130],"However,":[131],"this":[132,145],"poses":[139],"design":[142],"challenge.":[143],"So,":[144],"construction":[151],"open-source":[154],"parameterized":[155,167],"Verilog":[156],"HDL":[157],"(Hardware":[158],"Description":[159],"Language)":[160],"generator":[161],"adder/subtractor":[164],"arithmetic,":[165],"N":[168],"ES.":[170]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":12},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}