{"id":"https://openalex.org/W2801455238","doi":"https://doi.org/10.1109/iscas.2018.8351128","title":"NIZCache: Energy-efficient Non-uniform Cache Architecture for Chip-multiprocessors Based on Invalid and Zero Lines","display_name":"NIZCache: Energy-efficient Non-uniform Cache Architecture for Chip-multiprocessors Based on Invalid and Zero Lines","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2801455238","doi":"https://doi.org/10.1109/iscas.2018.8351128","mag":"2801455238"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035876551","display_name":"Pooneh Safayenikoo","orcid":null},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Pooneh Safayenikoo","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, Toronto, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041995126","display_name":"Arghavan Asad","orcid":"https://orcid.org/0000-0001-9254-9479"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Arghavan Asad","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, Toronto, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056796328","display_name":"Mahmood Fathy","orcid":"https://orcid.org/0000-0003-0852-5488"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mahmood Fathy","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, Toronto, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103283614","display_name":"Farah Mohammadi","orcid":"https://orcid.org/0009-0008-9947-3209"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Farah Mohammadi","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, Toronto, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.03082672,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8036835193634033},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7611889839172363},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7481406331062317},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6088820695877075},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6016234755516052},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5829879641532898},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.49962711334228516},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4995763301849365},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.49826931953430176},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.4714473485946655},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.47068458795547485},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4553866386413574},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.41751012206077576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3221479058265686},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21775534749031067},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0891035795211792},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08297774195671082}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8036835193634033},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7611889839172363},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7481406331062317},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6088820695877075},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6016234755516052},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5829879641532898},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.49962711334228516},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4995763301849365},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.49826931953430176},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.4714473485946655},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.47068458795547485},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4553866386413574},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.41751012206077576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3221479058265686},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21775534749031067},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0891035795211792},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08297774195671082},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1963881655","https://openalex.org/W1996246849","https://openalex.org/W2006312753","https://openalex.org/W2129960401","https://openalex.org/W2147657366","https://openalex.org/W2170382128","https://openalex.org/W2535176082","https://openalex.org/W2610938932","https://openalex.org/W4255812374"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2118932116","https://openalex.org/W2114386333","https://openalex.org/W2535115842","https://openalex.org/W2126408955","https://openalex.org/W2396934146","https://openalex.org/W2363769136","https://openalex.org/W2148571123","https://openalex.org/W2734782074","https://openalex.org/W2539712666"],"abstract_inverted_index":{"The":[0,44,76,105],"3D":[1],"design":[2],"of":[3,47,55,65],"SRAM":[4,24],"LLCs":[5],"has":[6],"made":[7],"the":[8,52,56,110,114],"thermal":[9],"problem,":[10],"even":[11],"more,":[12],"sever":[13],"and":[14,60,73,94,97,100],"therefore":[15],"incurs":[16],"more":[17],"leakage":[18,74],"energy":[19],"consumption":[20],"compared":[21,125],"to":[22,30,50,102,126],"conventional":[23],"cache":[25,40,68,84,88],"architectures":[26,85],"in":[27,63],"2Ds":[28],"due":[29],"dense":[31],"integration.":[32],"In":[33],"this":[34],"paper,":[35],"we":[36],"propose":[37],"a":[38],"runtime":[39],"architecture":[41,78],"called":[42],"NIZCache.":[43],"core":[45],"idea":[46],"NIZCache":[48],"is":[49,80],"use":[51],"non-uniform":[53,83],"distribution":[54],"accesses,":[57],"invalid":[58,96],"lines,":[59],"zero-value":[61],"lines":[62,99],"banks":[64,89],"last":[66],"level":[67],"for":[69],"decreasing":[70],"both":[71],"dynamic":[72],"energy.":[75],"proposed":[77,111],"that":[79,90,109],"based":[81],"on":[82,120],"(NUCA)":[86],"disables":[87],"have":[91],"low":[92],"accesses":[93],"high":[95,103],"zero":[98],"leads":[101],"energy-efficiency.":[104],"Experimental":[106],"results":[107],"show":[108],"method":[112],"improves":[113],"energy-delay":[115],"product":[116],"by":[117],"about":[118],"17%":[119],"average":[121],"under":[122],"PARSEC":[123],"benchmarks":[124],"previous":[127],"work.":[128]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}