{"id":"https://openalex.org/W2802912415","doi":"https://doi.org/10.1109/iscas.2018.8351105","title":"TMR Group Coding Method for Optimized SEU and MBU Tolerant Memory Design","display_name":"TMR Group Coding Method for Optimized SEU and MBU Tolerant Memory Design","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2802912415","doi":"https://doi.org/10.1109/iscas.2018.8351105","mag":"2802912415"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071243431","display_name":"Yi Jin","orcid":"https://orcid.org/0000-0003-4335-6691"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Jin","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006594466","display_name":"Yuxiang Huan","orcid":"https://orcid.org/0000-0002-9155-1451"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Yuxiang Huan","raw_affiliation_strings":["Royal Institute of Technology, Stockholm, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Royal Institute of Technology, Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077300936","display_name":"Haoming Chu","orcid":"https://orcid.org/0000-0002-4749-0954"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoming Chu","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043039025","display_name":"Zhuo Zou","orcid":"https://orcid.org/0000-0002-8546-1329"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhuo Zou","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101565820","display_name":"Li\u2010Rong Zheng","orcid":"https://orcid.org/0000-0001-9588-0239"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Lirong Zheng","raw_affiliation_strings":["Royal Institute of Technology, Stockholm, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Royal Institute of Technology, Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.598689615726471},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.4652726352214813},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4179578125476837},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4162730574607849},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38290372490882874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34145253896713257},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.32671642303466797},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2423635721206665},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12109410762786865}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.598689615726471},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.4652726352214813},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4179578125476837},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4162730574607849},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38290372490882874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34145253896713257},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.32671642303466797},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2423635721206665},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12109410762786865},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W289052539","https://openalex.org/W1600862615","https://openalex.org/W1955285237","https://openalex.org/W2013068935","https://openalex.org/W2033453286","https://openalex.org/W2042621713","https://openalex.org/W2069555414","https://openalex.org/W2185129993","https://openalex.org/W2424922524","https://openalex.org/W2496512073","https://openalex.org/W2541291205","https://openalex.org/W2600047508","https://openalex.org/W2625133503","https://openalex.org/W2735984082","https://openalex.org/W2744289854","https://openalex.org/W6667672207"],"related_works":["https://openalex.org/W2115140794","https://openalex.org/W2041120224","https://openalex.org/W4249530125","https://openalex.org/W1944601446","https://openalex.org/W2502533382","https://openalex.org/W87529998","https://openalex.org/W4247547172","https://openalex.org/W1504320321","https://openalex.org/W2067902980","https://openalex.org/W4312275919"],"abstract_inverted_index":{"This":[0,129],"work":[1],"proposes":[2],"a":[3],"fault":[4],"tolerant":[5,19],"memory":[6,30,50,89,136],"design":[7],"using":[8],"the":[9,20,64,69,80,88,102,117,135,154],"method":[10,38,61],"of":[11,66,104],"Triple":[12],"Module":[13],"Redundancy":[14],"(TMR)":[15],"group":[16,36,59],"coding":[17,37,60],"to":[18,42,54,123,145],"Single-Event":[21],"Upset":[22,26],"(SEU)":[23],"and":[24,44,96,156],"Multi-Bit":[25],"(MBU)":[27],"influence":[28,158],"on":[29,134],"devices":[31],"in":[32,49,72,159],"space":[33],"environment.":[34],"The":[35,75],"uses":[39],"different":[40],"models":[41],"partition":[43],"code":[45,53],"each":[46],"word":[47],"line":[48],"with":[51,91,109,125],"Hamming":[52],"achieve":[55,114],"best":[56],"performance.":[57],"TMR":[58,124],"further":[62,143],"increases":[63],"capability":[65],"self-correction":[67],"for":[68,87,153],"errors":[70],"occurred":[71],"parity":[73],"bits.":[74],"evaluation":[76],"results":[77],"show":[78],"that":[79,149],"suggested":[81],"approach":[82],"can":[83,141],"obtain":[84],"improved":[85],"correctness":[86],"output":[90,106],"optimized":[92],"tradeoff":[93],"between":[94],"reliability":[95,152],"cost.":[97],"At":[98],"5%":[99],"error":[100],"rate,":[101],"probability":[103],"correct":[105],"reaches":[107],"70.78%":[108],"small":[110],"cost":[111],"increment.":[112],"To":[113],"90%":[115],"reliability,":[116],"accuracy":[118],"improvement":[119],"is":[120,132],"31.9%":[121],"compared":[122],"9%":[126],"increased":[127],"area.":[128],"solution":[130],"proposed":[131],"evaluated":[133],"rich":[137],"micro-coded":[138],"processor,":[139],"but":[140],"be":[142],"extended":[144],"other":[146],"memory-based":[147],"processors":[148],"need":[150],"high":[151],"SEU":[155],"MBU":[157],"aerospace":[160],"applications.":[161]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}