{"id":"https://openalex.org/W2802204932","doi":"https://doi.org/10.1109/iscas.2018.8351102","title":"Low Power Digital Clock Multipliers for Battery-Operated Internet of Things (IoT) Devices","display_name":"Low Power Digital Clock Multipliers for Battery-Operated Internet of Things (IoT) Devices","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2802204932","doi":"https://doi.org/10.1109/iscas.2018.8351102","mag":"2802204932"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074265316","display_name":"Faiq Khalid","orcid":"https://orcid.org/0000-0001-6263-674X"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Faiq Khalid","raw_affiliation_strings":["Institute of Computer Engineering, Vienna University of Technology (TU Wien), Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, Vienna University of Technology (TU Wien), Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057694763","display_name":"Sunil Nanjiani","orcid":null},"institutions":[{"id":"https://openalex.org/I63920570","display_name":"Tennessee Technological University","ror":"https://ror.org/05drmrq39","country_code":"US","type":"education","lineage":["https://openalex.org/I63920570"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunil Nanjiani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Tennessee Tech University, Cookeville, TN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Tennessee Tech University, Cookeville, TN, USA","institution_ids":["https://openalex.org/I63920570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034599612","display_name":"Syed Rafay Hasan","orcid":"https://orcid.org/0000-0003-0183-8086"},"institutions":[{"id":"https://openalex.org/I929597975","display_name":"National University of Sciences and Technology","ror":"https://ror.org/03w2j5y17","country_code":"PK","type":"education","lineage":["https://openalex.org/I929597975"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Syed Rafay Hasan","raw_affiliation_strings":["Sch. of Elect. Engg. and Comp. Sc., National University of Sciences and Technology (NUST), Islamabad, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sch. of Elect. Engg. and Comp. Sc., National University of Sciences and Technology (NUST), Islamabad, Pakistan","institution_ids":["https://openalex.org/I929597975"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066768973","display_name":"Osman Hasan","orcid":"https://orcid.org/0000-0003-2562-2669"},"institutions":[{"id":"https://openalex.org/I63920570","display_name":"Tennessee Technological University","ror":"https://ror.org/05drmrq39","country_code":"US","type":"education","lineage":["https://openalex.org/I63920570"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Osman Hasan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Tennessee Tech University, Cookeville, TN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Tennessee Tech University, Cookeville, TN, USA","institution_ids":["https://openalex.org/I63920570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088563267","display_name":"Falah Awwad","orcid":"https://orcid.org/0000-0001-6154-2143"},"institutions":[{"id":"https://openalex.org/I201726411","display_name":"United Arab Emirates University","ror":"https://ror.org/01km6p862","country_code":"AE","type":"education","lineage":["https://openalex.org/I201726411"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Falah Awwad","raw_affiliation_strings":["College of Engineering, United Arab Emirates University, Al-Ain, UAE"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Engineering, United Arab Emirates University, Al-Ain, UAE","institution_ids":["https://openalex.org/I201726411"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005190949","display_name":"Muhammad Shafique","orcid":"https://orcid.org/0000-0002-2607-8135"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Muhammad Shafique","raw_affiliation_strings":["Institute of Computer Engineering, Vienna University of Technology (TU Wien), Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, Vienna University of Technology (TU Wien), Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0408242,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"37","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6570374369621277},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5836361050605774},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5728676915168762},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5210758447647095},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5046728849411011},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47082239389419556},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.44969895482063293},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.44012919068336487},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4200577139854431},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.40681272745132446},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3760519027709961},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.37314701080322266},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.32232558727264404},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2654387950897217},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23000138998031616},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12467718124389648},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.08923971652984619},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07596087455749512}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6570374369621277},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5836361050605774},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5728676915168762},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5210758447647095},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5046728849411011},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47082239389419556},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.44969895482063293},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.44012919068336487},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4200577139854431},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.40681272745132446},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3760519027709961},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.37314701080322266},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.32232558727264404},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2654387950897217},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23000138998031616},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12467718124389648},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.08923971652984619},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07596087455749512},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5699999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1989743371","https://openalex.org/W1992376115","https://openalex.org/W2013611054","https://openalex.org/W2036982823","https://openalex.org/W2037181413","https://openalex.org/W2039706313","https://openalex.org/W2050310926","https://openalex.org/W2052789460","https://openalex.org/W2108647531","https://openalex.org/W2111053525","https://openalex.org/W2128446766","https://openalex.org/W2134899771","https://openalex.org/W2143232235","https://openalex.org/W2143644426","https://openalex.org/W2143969317","https://openalex.org/W2156456006","https://openalex.org/W2169190898","https://openalex.org/W2471187969","https://openalex.org/W2515354504","https://openalex.org/W2540321876","https://openalex.org/W2541606260","https://openalex.org/W2587442922","https://openalex.org/W2612249859","https://openalex.org/W4238512848"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2090213929","https://openalex.org/W2052455055","https://openalex.org/W3048124756","https://openalex.org/W2617666058","https://openalex.org/W2165139624","https://openalex.org/W1970907731","https://openalex.org/W2090237663"],"abstract_inverted_index":{"The":[0,154,197],"recent":[1],"advancements":[2],"in":[3,92,100],"system-on-chip":[4],"(SoC)":[5],"and":[6,37,83,87,96,138,149,214],"network-on-chip":[7],"(NoC)":[8],"have":[9,107],"enormously":[10],"increased":[11],"the":[12,45,93,114,160,166,207,210],"number":[13],"of":[14,30,67,116,146,191,209],"on-chip":[15,23],"frequency":[16,60,131],"domains":[17],"that":[18,75],"are":[19,54,70,84,201],"originating":[20],"from":[21],"multiple":[22,50],"clock":[24,41,47,51,63,117,142],"sources.":[25],"In":[26],"modern":[27,101],"battery-operated":[28,102],"internet":[29],"things":[31],"(IoT)":[32],"devices,":[33],"limited":[34,109],"power":[35,85,110,167,180],"budget":[36],"requirement":[38],"for":[39,57,105,187],"complex":[40],"distribution":[42],"schemes":[43],"increases":[44],"usage":[46],"multipliers.":[48],"These":[49],"signal":[52],"requirements":[53],"usually":[55],"catered":[56],"by":[58],"using":[59],"multipliers":[61,69,118],"with":[62],"generators.":[64],"However,":[65],"most":[66],"these":[68,124],"based":[71,158],"on":[72,159],"analog":[73],"components":[74],"require":[76],"a":[77,128,139,188],"customized":[78],"layout,":[79],"involve":[80],"timing":[81],"uncertainties,":[82],"hungry":[86],"highly":[88],"prone":[89],"to":[90,195],"mismatches":[91],"process":[94,213],"variations":[95],"environmental":[97,215],"changes.":[98],"Moreover,":[99,183],"smart":[103],"devices":[104],"IoT":[106],"very":[108,202],"budget,":[111],"which":[112,133,172],"makes":[113],"design":[115,211],"even":[119],"more":[120],"challenging.":[121],"To":[122],"address":[123],"issues,":[125],"we":[126],"propose":[127],"delay-based":[129],"digital":[130,161],"multiplier,":[132],"uses":[134],"2-input":[135],"XNOR":[136],"gates":[137],"true":[140],"single-phase":[141],"(TSPC)":[143],"flip-flop":[144],"because":[145],"pulse":[147],"generation":[148],"edge":[150],"detection":[151],"properties,":[152],"respectively.":[153],"proposed":[155],"multiplier":[156],"is":[157,173],"components,":[162],"therefore,":[163],"it":[164,184],"reduces":[165],"consumption":[168],"significantly,":[169],"i.e.,":[170],"1.6mW,":[171],"almost":[174],"50%":[175],"lesser":[176],"than":[177],"other":[178],"low":[179],"state-of-the-art":[181],"designs.":[182],"can":[185],"operate":[186],"wide":[189],"range":[190],"input":[192],"frequencies,":[193],"~400MHz":[194],"1GHz.":[196],"Monte-Carlo":[198],"simulation":[199],"results":[200],"promising":[203],"as":[204],"they":[205],"indicate":[206],"robustness":[208],"against":[212],"variations.":[216]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}