{"id":"https://openalex.org/W2800417226","doi":"https://doi.org/10.1109/iscas.2018.8351070","title":"A 1 Gbps UWB OOK Receiver with Double PLL All-Digital CDR and Data Packet Re-Synchronizer","display_name":"A 1 Gbps UWB OOK Receiver with Double PLL All-Digital CDR and Data Packet Re-Synchronizer","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2800417226","doi":"https://doi.org/10.1109/iscas.2018.8351070","mag":"2800417226"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054014003","display_name":"Marco Crepaldi","orcid":"https://orcid.org/0000-0002-5881-3720"},"institutions":[{"id":"https://openalex.org/I30771326","display_name":"Italian Institute of Technology","ror":"https://ror.org/042t93s57","country_code":"IT","type":"facility","lineage":["https://openalex.org/I30771326"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Marco Crepaldi","raw_affiliation_strings":["The Istituto Italiano di Tecnologia (IIT), Electronic Design Laboratory (EDL), Genova, Italy"],"affiliations":[{"raw_affiliation_string":"The Istituto Italiano di Tecnologia (IIT), Electronic Design Laboratory (EDL), Genova, Italy","institution_ids":["https://openalex.org/I30771326"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038715396","display_name":"Gian Nicola Angotzi","orcid":"https://orcid.org/0000-0001-9054-6506"},"institutions":[{"id":"https://openalex.org/I30771326","display_name":"Italian Institute of Technology","ror":"https://ror.org/042t93s57","country_code":"IT","type":"facility","lineage":["https://openalex.org/I30771326"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gian Nicola Angotzi","raw_affiliation_strings":["Neuroscience and Brain Technologies (NBT), The Istituto Italiano di Tecnologia (IIT), Genova, Italy"],"affiliations":[{"raw_affiliation_string":"Neuroscience and Brain Technologies (NBT), The Istituto Italiano di Tecnologia (IIT), Genova, Italy","institution_ids":["https://openalex.org/I30771326"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066743897","display_name":"Alessandro Barcellona","orcid":null},"institutions":[{"id":"https://openalex.org/I30771326","display_name":"Italian Institute of Technology","ror":"https://ror.org/042t93s57","country_code":"IT","type":"facility","lineage":["https://openalex.org/I30771326"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Barcellona","raw_affiliation_strings":["The Istituto Italiano di Tecnologia (IIT), Electronic Design Laboratory (EDL), Genova, Italy"],"affiliations":[{"raw_affiliation_string":"The Istituto Italiano di Tecnologia (IIT), Electronic Design Laboratory (EDL), Genova, Italy","institution_ids":["https://openalex.org/I30771326"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088983421","display_name":"Luca Berdondini","orcid":"https://orcid.org/0000-0001-9521-2812"},"institutions":[{"id":"https://openalex.org/I30771326","display_name":"Italian Institute of Technology","ror":"https://ror.org/042t93s57","country_code":"IT","type":"facility","lineage":["https://openalex.org/I30771326"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Berdondini","raw_affiliation_strings":["Neuroscience and Brain Technologies (NBT), The Istituto Italiano di Tecnologia (IIT), Genova, Italy"],"affiliations":[{"raw_affiliation_string":"Neuroscience and Brain Technologies (NBT), The Istituto Italiano di Tecnologia (IIT), Genova, Italy","institution_ids":["https://openalex.org/I30771326"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5054014003"],"corresponding_institution_ids":["https://openalex.org/I30771326"],"apc_list":null,"apc_paid":null,"fwci":0.1288,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.45794982,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"46","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11160","display_name":"Acoustic Wave Resonator Technologies","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.6553146839141846},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.5992268323898315},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.5944969654083252},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.4965398907661438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4925127923488617},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4548996686935425},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.43435633182525635},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4331347942352295},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.42971938848495483},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4151408076286316},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3940317630767822},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3878266215324402},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3653905689716339},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.2398306429386139},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.22144684195518494},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19285252690315247},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.14740827679634094},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1283634901046753},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12271925806999207}],"concepts":[{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.6553146839141846},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.5992268323898315},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.5944969654083252},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.4965398907661438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4925127923488617},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4548996686935425},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.43435633182525635},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4331347942352295},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.42971938848495483},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4151408076286316},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3940317630767822},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3878266215324402},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3653905689716339},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.2398306429386139},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.22144684195518494},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19285252690315247},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.14740827679634094},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1283634901046753},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12271925806999207},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1979956587","https://openalex.org/W1981899003","https://openalex.org/W2003498639","https://openalex.org/W2004653998","https://openalex.org/W2012418633","https://openalex.org/W2031632581","https://openalex.org/W2036082632","https://openalex.org/W2154808792","https://openalex.org/W2161961289","https://openalex.org/W2181988659","https://openalex.org/W2296516539","https://openalex.org/W2315871444","https://openalex.org/W2757102173"],"related_works":["https://openalex.org/W2994796749","https://openalex.org/W2350062280","https://openalex.org/W2060071630","https://openalex.org/W4234941684","https://openalex.org/W2088147672","https://openalex.org/W2359109422","https://openalex.org/W2142946969","https://openalex.org/W3127036230","https://openalex.org/W2085886550","https://openalex.org/W1992803595"],"abstract_inverted_index":{"This":[0,132],"paper":[1,133],"presents":[2,134],"an":[3,64,140,151],"IR-UWB":[4],"non-coherent":[5],"receiver":[6],"for":[7,159],"in-vivo":[8],"neural":[9],"recording":[10],"applications":[11],"capable":[12],"of":[13,67,129,156],"receiving":[14],"a":[15,38,51,58,91,112,125,160],"continuous":[16],"OOK":[17],"pulse":[18],"stream":[19],"at":[20,75,108,147],"1":[21,109,148],"Gbps":[22,149],"and":[23,43,85,104,118,122,170],"4":[24],"GHz":[25,110],"center":[26],"frequency.":[27],"An":[28],"asynchronous":[29],"threshold":[30],"energy":[31],"detector":[32],"recovers":[33,79],"the":[34],"transmitter":[35,153],"clock":[36],"with":[37,50,150],"double":[39],"PLL-driven":[40],"all-digital":[41],"CDR":[42],"packet":[44,167],"re-synchronizer":[45],"that":[46],"automatically":[47],"detect":[48],"packets":[49],"data-aided":[52],"mechanism.":[53],"A":[54],"prototype,":[55],"integrated":[56,152],"in":[57,82,139,154],"130":[59],"nm":[60],"CMOS":[61],"technology":[62],"occupies":[63],"active":[65],"area":[66],"0.34":[68],"mm":[69],"<sup":[70,164,174],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[71,165,175],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[72],",":[73],"operates":[74],"1.2":[76],"V":[77],"supply,":[78],"synchronization":[80,177],"errors":[81],"30":[83],"ns,":[84],"it":[86],"is":[87],"fully":[88],"driven":[89],"by":[90],"single":[92],"31.25":[93],"MHz":[94],"reference":[95],"crystal.":[96],"The":[97],"complete":[98,119],"system,":[99],"including":[100],"I/O":[101],"output":[102],"buffers":[103],"driver":[105],"logic":[106],"operating":[107],"on":[111],"50":[113],"\u03a9":[114],"load,":[115],"crystal":[116],"oscillator,":[117],"RF":[120,157],"front-end":[121],"baseband,":[123],"consumes":[124],"measured":[126],"power":[127],"consumption":[128],"115":[130],"mW.":[131],"preliminary":[135],"measurement":[136],"results":[137],"obtained":[138],"office/laboratory":[141],"environment,":[142],"demonstrating":[143],"sub-meter":[144],"over-the-air":[145],"transmission":[146],"absence":[155],"filters":[158],"4.4":[161],"\u00b7":[162,172],"10":[163,173],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-3</sup>":[166,176],"error":[168,178],"rate":[169,179],"3":[171],"performance.":[180]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}