{"id":"https://openalex.org/W2767633728","doi":"https://doi.org/10.1109/iscas.2018.8351051","title":"Hydra: An Accelerator for Real-Time Edge-Aware Permeability Filtering in 65nm CMOS","display_name":"Hydra: An Accelerator for Real-Time Edge-Aware Permeability Filtering in 65nm CMOS","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2767633728","doi":"https://doi.org/10.1109/iscas.2018.8351051","mag":"2767633728"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/20.500.11850/310255","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046213192","display_name":"Manuel Eggimann","orcid":"https://orcid.org/0000-0001-8395-7585"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Eggimann","raw_affiliation_strings":["ETH Zurich, Integrated Systems Lab IIS, Zurich, Switzerland","Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Integrated Systems Lab IIS, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073697911","display_name":"Christelle Gloor","orcid":"https://orcid.org/0000-0001-7031-2577"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"C. Gloor","raw_affiliation_strings":["ETH Zurich, Integrated Systems Lab IIS, Zurich, Switzerland","Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Integrated Systems Lab IIS, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084145402","display_name":"Florian Scheidegger","orcid":"https://orcid.org/0000-0003-0430-3634"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"F. Scheidegger","raw_affiliation_strings":["ETH Zurich, Integrated Systems Lab IIS, Zurich, Switzerland","Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Integrated Systems Lab IIS, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025399641","display_name":"Lukas Cavigelli","orcid":"https://orcid.org/0000-0003-1767-7715"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"L. Cavigelli","raw_affiliation_strings":["ETH Zurich, Integrated Systems Lab IIS, Zurich, Switzerland","Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Integrated Systems Lab IIS, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048307575","display_name":"Michael Schaffner","orcid":"https://orcid.org/0000-0002-3244-2693"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Schaffner","raw_affiliation_strings":["ETH Zurich, Integrated Systems Lab IIS, Zurich, Switzerland","Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Integrated Systems Lab IIS, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069857775","display_name":"Aljo\u0161a Smoli\u0107","orcid":"https://orcid.org/0000-0001-7033-3335"},"institutions":[{"id":"https://openalex.org/I205274468","display_name":"Trinity College Dublin","ror":"https://ror.org/02tyrky19","country_code":"IE","type":"education","lineage":["https://openalex.org/I205274468"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"A. Smolic","raw_affiliation_strings":["Trinity College, Dublin, Ireland","Trinity College Dublin,Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Trinity College, Dublin, Ireland","institution_ids":["https://openalex.org/I205274468"]},{"raw_affiliation_string":"Trinity College Dublin,Ireland","institution_ids":["https://openalex.org/I205274468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"L. Benini","raw_affiliation_strings":["ETH Zurich, Integrated Systems Lab IIS, Zurich, Switzerland","Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Integrated Systems Lab IIS, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00534807,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"pp","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11019","display_name":"Image Enhancement Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11019","display_name":"Image Enhancement Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7354891300201416},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6003068685531616},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5861009359359741},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5540812015533447},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5020027160644531},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.4462524354457855},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4264657497406006},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4213825464248657},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.41193005442619324},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1744232177734375},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11515474319458008},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08245715498924255}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7354891300201416},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6003068685531616},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5861009359359741},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5540812015533447},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5020027160644531},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.4462524354457855},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4264657497406006},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4213825464248657},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.41193005442619324},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1744232177734375},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11515474319458008},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08245715498924255},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":7,"locations":[{"id":"doi:10.1109/iscas.2018.8351051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/310255","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/310255","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"info:eu-repo/semantics/acceptedVersion"},{"id":"pmh:oai:arXiv.org:1711.03538","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1711.03538","pdf_url":"https://arxiv.org/pdf/1711.03538","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"mag:2767633728","is_oa":true,"landing_page_url":"https://arxiv.org/pdf/1711.03538.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"arXiv (Cornell University)","raw_type":null},{"id":"pmh:oai:cris.unibo.it:11585/677210","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/677210","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"doi:10.48550/arxiv.1711.03538","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.1711.03538","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"},{"id":"doi:10.3929/ethz-b-000310255","is_oa":true,"landing_page_url":"https://doi.org/10.3929/ethz-b-000310255","pdf_url":null,"source":{"id":"https://openalex.org/S7407051236","display_name":"ETH Z\u00fcrich Research Collection","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/310255","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/310255","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"info:eu-repo/semantics/acceptedVersion"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1920887640","https://openalex.org/W1966179910","https://openalex.org/W1997820370","https://openalex.org/W1998419211","https://openalex.org/W2019904315","https://openalex.org/W2053017016","https://openalex.org/W2096768337","https://openalex.org/W2099244020","https://openalex.org/W2125188192","https://openalex.org/W2141957843","https://openalex.org/W2150134853","https://openalex.org/W2161790807","https://openalex.org/W2162618331","https://openalex.org/W2620910237","https://openalex.org/W3138063419","https://openalex.org/W4244187964","https://openalex.org/W4247811648","https://openalex.org/W6683717069","https://openalex.org/W6744965932"],"related_works":["https://openalex.org/W2964225474","https://openalex.org/W2979042679","https://openalex.org/W2802238174","https://openalex.org/W3197050558","https://openalex.org/W2946355854","https://openalex.org/W3089010799","https://openalex.org/W2951438085","https://openalex.org/W2128288327","https://openalex.org/W2885633383","https://openalex.org/W2756186820","https://openalex.org/W3196188193","https://openalex.org/W3160912856","https://openalex.org/W1898397080","https://openalex.org/W1670980770","https://openalex.org/W3025143601","https://openalex.org/W3207800181","https://openalex.org/W3206196385","https://openalex.org/W2945323101","https://openalex.org/W2589016888","https://openalex.org/W3185596732"],"abstract_inverted_index":{"Many":[0],"modern":[1],"video":[2,127],"processing":[3],"pipelines":[4],"rely":[5],"on":[6,21,51],"edge-aware":[7],"(EA)":[8],"filtering":[9],"methods.":[10],"However,":[11],"recent":[12],"high-quality":[13],"methods":[14],"are":[15],"challenging":[16],"to":[17,25,123,149],"run":[18],"in":[19,64,116],"real-time":[20,37],"embedded":[22,145],"hardware":[23,39,83],"due":[24],"their":[26],"computational":[27],"load.":[28],"To":[29],"this":[30],"end,":[31],"we":[32,49],"propose":[33],"an":[34,81],"area-efficient":[35],"and":[36,62,75,98,131,157,176],"capable":[38],"implementation":[40],"of":[41,67,90,137],"a":[42,87,99,133,181],"high":[43,68,134],"quality":[44,61],"EA":[45],"method.":[46],"In":[47],"particular,":[48],"focus":[50],"the":[52,65,91,107,150,161],"recently":[53],"proposed":[54],"permeability":[55],"filter":[56,124],"(PF)":[57],"that":[58,85],"delivers":[59],"promising":[60],"performance":[63],"domains":[66],"dynamic":[69],"range":[70],"(HDR)":[71],"tone":[72],"mapping,":[73],"disparity":[74],"optical":[76],"flow":[77],"estimation.":[78],"We":[79],"present":[80],"efficient":[82],"accelerator":[84,162],"implements":[86],"tiled":[88],"variant":[89],"PF":[92],"with":[93],"low":[94,155],"on-chip":[95],"memory":[96,103,178],"requirements":[97,159],"significantly":[100],"reduced":[101],"external":[102,177],"bandwidth":[104,158],"(6.4\u00d7":[105],"w.r.t.":[106],"non-tiled":[108],"PF).":[109],"The":[110,154],"design":[111],"has":[112],"been":[113],"taped":[114],"out":[115],"65":[117],"nm":[118],"CMOS":[119],"technology,":[120],"is":[121,174,179],"able":[122],"720p":[125],"grayscale":[126],"at":[128],"24.8":[129],"Hz":[130],"achieves":[132],"compute":[135],"density":[136],"6.7GFLOPS/mm":[138],"<sup":[139],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[140],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[141],"(12\u00d7":[142],"higher":[143],"than":[144],"GPUs":[146],"when":[147],"scaled":[148],"same":[151],"technology":[152],"node).":[153],"area":[156,172],"make":[160],"highly":[163],"suitable":[164],"for":[165],"integration":[166],"into":[167],"systems-on-chip":[168],"(SoCs)":[169],"where":[170],"silicon":[171],"budget":[173],"constrained":[175],"typically":[180],"heavily":[182],"contended":[183],"resource.":[184]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2022-10-03T00:00:00"}