{"id":"https://openalex.org/W2785047999","doi":"https://doi.org/10.1109/iscas.2018.8351043","title":"A Timing-Monitoring Sequential for Forward and Backward Error-Detection in 28 nm FD-SOI","display_name":"A Timing-Monitoring Sequential for Forward and Backward Error-Detection in 28 nm FD-SOI","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2785047999","doi":"https://doi.org/10.1109/iscas.2018.8351043","mag":"2785047999"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/234526","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078908633","display_name":"Andrea Bonetti","orcid":"https://orcid.org/0000-0002-0135-5095"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Andrea Bonetti","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111593170","display_name":"Jeremy Constantin","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jeremy Constantin","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081194160","display_name":"Adam Ternan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Adam Ternan","raw_affiliation_strings":["Bar-Ilan University, Ramat Gan, IL"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University, Ramat Gan, IL","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078908633"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0070067,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"pp","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.8027088642120361},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6813506484031677},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.586776077747345},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5584862232208252},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5101416707038879},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4972842037677765},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4598257541656494},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44875088334083557},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4185671806335449},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.418090283870697},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.41072535514831543},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3449132442474365},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2711222171783447},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24898257851600647},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16003137826919556},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14100268483161926},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.110807865858078}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.8027088642120361},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6813506484031677},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.586776077747345},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5584862232208252},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5101416707038879},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4972842037677765},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4598257541656494},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44875088334083557},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4185671806335449},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.418090283870697},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.41072535514831543},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3449132442474365},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2711222171783447},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24898257851600647},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16003137826919556},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14100268483161926},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.110807865858078},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2018.8351043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.tind.io:234526","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/234526","pdf_url":"http://infoscience.epfl.ch/record/234526","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/234526","raw_type":"Text"},{"id":"pmh:oai:infoscience.epfl.ch:261443","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/261443","pdf_url":null,"source":{"id":"https://openalex.org/S4306400488","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/261443","raw_type":""}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:234526","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/234526","pdf_url":"http://infoscience.epfl.ch/record/234526","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/234526","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.7400000095367432,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2785047999.pdf","grobid_xml":"https://content.openalex.org/works/W2785047999.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1991670063","https://openalex.org/W1998525920","https://openalex.org/W2015917466","https://openalex.org/W2077338724","https://openalex.org/W2082597509","https://openalex.org/W2323283202","https://openalex.org/W2493935358","https://openalex.org/W2519730952","https://openalex.org/W2554231239","https://openalex.org/W2761878354","https://openalex.org/W4242565052","https://openalex.org/W6745251177"],"related_works":["https://openalex.org/W3011443213","https://openalex.org/W298517545","https://openalex.org/W4312291060","https://openalex.org/W127342102","https://openalex.org/W4235807419","https://openalex.org/W2144633290","https://openalex.org/W2550704533","https://openalex.org/W2890026549","https://openalex.org/W2827496155","https://openalex.org/W2130189791"],"abstract_inverted_index":{"The":[0,133,179],"increasing":[1],"impact":[2],"of":[3,17,49,107,115,135,209],"variability":[4],"on":[5,98,112],"near-threshold":[6],"nanometer":[7],"circuits":[8],"calls":[9],"for":[10,74],"a":[11,75,83,142,159,171,185,192,213],"tighter":[12],"online":[13],"monitoring":[14],"and":[15,51,127,195,216],"control":[16],"the":[18,47,69,99,104,108,113,116,153,199,206,210],"available":[19,70],"timing":[20,64,72,131,161,220],"margins.":[21],"Error-detection":[22],"sequentials":[23,201],"are":[24,56,202],"widely":[25],"used":[26],"together":[27],"with":[28,35,129,147,212],"error-correction":[29],"techniques":[30],"to":[31,60,67,157,169,184,204],"operate":[32],"digital":[33,186],"designs":[34],"such":[36],"carefully":[37],"controlled":[38],"far-below-worst-case":[39],"margins,":[40],"ensuring":[41],"their":[42],"correct":[43],"operation":[44],"even":[45],"in":[46,141,191],"presence":[48],"uncertainties":[50],"variations.":[52],"However,":[53],"these":[54],"registers":[55],"often":[57],"designed":[58],"only":[59],"either":[61,118],"detect":[62],"setup":[63],"violations":[65],"or":[66,121,168],"measure":[68,170,205],"positive":[71,160],"slack":[73,162],"small":[76,164],"detection-window.":[77],"In":[78],"this":[79,136],"paper":[80],"we":[81],"propose":[82],"timing-monitoring":[84,89,101,137,200],"sequential":[85,138],"that":[86,152,188,198],"provides":[87],"both":[88],"modes,":[90],"which":[91,150],"can":[92,124],"be":[93,125],"selected":[94],"at":[95],"run-time":[96],"depending":[97],"desired":[100],"strategy.":[102],"As":[103],"detection":[105],"window":[106],"presented":[109],"circuit":[110,154,181],"depends":[111],"duty-cycle":[114],"clock,":[117],"slow":[119],"paths":[120,123],"fast":[122,175],"monitored":[126],"measured":[128],"wide":[130],"windows.":[132],"performance":[134],"is":[139,155,182],"evaluated":[140],"28":[143],"nm":[144],"FD-SOI":[145],"process":[146],"post-layout":[148],"simulations":[149],"show":[151,197],"able":[156,203],"monitor":[158],"as":[163,165,174,176],"140":[166],"ps":[167],"path":[172,208],"delay":[173],"50":[177],"ps.":[178],"proposed":[180],"applied":[183],"multiplier":[187,211],"was":[189],"fabricated":[190],"test":[193],"chip":[194],"measurements":[196],"critical":[207],"1%":[214],"accuracy":[215],"without":[217],"incurring":[218],"any":[219],"violation.":[221]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}