{"id":"https://openalex.org/W2800663343","doi":"https://doi.org/10.1109/iscas.2018.8351033","title":"Power-Efficient Active-RC CT DSM with a Lowpass Capacitor at the Virtual Ground Node of the First Integrator","display_name":"Power-Efficient Active-RC CT DSM with a Lowpass Capacitor at the Virtual Ground Node of the First Integrator","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2800663343","doi":"https://doi.org/10.1109/iscas.2018.8351033","mag":"2800663343"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100354665","display_name":"Yang Zhang","orcid":"https://orcid.org/0000-0002-3002-4367"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Yang Zhang","raw_affiliation_strings":["Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong SAR, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong SAR, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101900374","display_name":"Daxiang Li","orcid":"https://orcid.org/0000-0002-2431-8756"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Daxiang Li","raw_affiliation_strings":["Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong SAR, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong SAR, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079113041","display_name":"Kong\u2010Pang Pun","orcid":"https://orcid.org/0000-0001-7736-0811"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Kong Pang Pun","raw_affiliation_strings":["Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong SAR, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong SAR, China","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.8339602947235107},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6619625687599182},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5638806223869324},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5475977659225464},{"id":"https://openalex.org/keywords/active-filter","display_name":"Active filter","score":0.542927622795105},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5045109987258911},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4902692139148712},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.48730719089508057},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4488537311553955},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.43996894359588623},{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.4352710545063019},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4238429665565491},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.413272500038147},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.39822590351104736},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.34022074937820435},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.155758798122406}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.8339602947235107},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6619625687599182},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5638806223869324},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5475977659225464},{"id":"https://openalex.org/C85899133","wikidata":"https://www.wikidata.org/wiki/Q557211","display_name":"Active filter","level":3,"score":0.542927622795105},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5045109987258911},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4902692139148712},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.48730719089508057},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4488537311553955},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.43996894359588623},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.4352710545063019},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4238429665565491},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.413272500038147},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.39822590351104736},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.34022074937820435},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.155758798122406},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1494435486","https://openalex.org/W1600992517","https://openalex.org/W1980505907","https://openalex.org/W2107964070","https://openalex.org/W2761853454","https://openalex.org/W2807411804","https://openalex.org/W6751301502"],"related_works":["https://openalex.org/W101534108","https://openalex.org/W1500249877","https://openalex.org/W2425085424","https://openalex.org/W2787909680","https://openalex.org/W1946609993","https://openalex.org/W2020629515","https://openalex.org/W2035092043","https://openalex.org/W2023392285","https://openalex.org/W2568283458","https://openalex.org/W1980029443"],"abstract_inverted_index":{"A":[0,27,133],"power-efficient":[1],"active-RC":[2,39,79],"continuous-time":[3],"Delta-Sigma":[4],"modulator":[5,128],"(CT-DSM)":[6],"circuit":[7],"topology":[8],"is":[9,139],"proposed":[10],"with":[11,74,157],"a":[12,47,62,142,166],"lowpass":[13],"filter":[14,69],"(LPF)":[15],"capacitor":[16,29,51],"placed":[17],"at":[18,32,52],"the":[19,24,33,53,57,67,71,78,86,92,95,103,107,110,116,122,127],"virtual":[20,34,54],"ground":[21,35,55],"node":[22,36],"of":[23,37,70,106,121,168],"first":[25,124],"integrator.":[26],"parasitic":[28,58],"always":[30],"exists":[31],"an":[38,42],"integrator,":[40],"generating":[41],"unwanted":[43],"high-frequency":[44],"pole.":[45],"With":[46],"deliberately":[48],"added":[49],"large":[50],"node,":[56],"pole":[59,65],"turns":[60],"into":[61],"wanted":[63],"low-frequency":[64],"for":[66,85,129,136],"loop":[68],"CT-DSM.":[72],"Together":[73],"its":[75],"DC":[76],"pole,":[77],"integrator":[80],"now":[81],"realizes":[82],"two":[83],"poles":[84],"CT-DSM,":[87],"reducing":[88],"amplifiers":[89],"needed":[90],"in":[91,126,141],"modulator.":[93],"Furthermore,":[94],"built-in":[96],"LPF":[97],"significantly":[98],"attenuates":[99],"and":[100,118],"smoothens":[101],"out":[102],"sharp":[104],"edges":[105],"current":[108],"to":[109,165],"integrating":[111],"capacitor,":[112],"thereby":[113],"greatly":[114],"reduces":[115],"slew-rate":[117],"bandwidth":[119,156],"requirements":[120],"crucial":[123],"amplifier":[125],"lower":[130],"power":[131,159],"consumption.":[132],"design":[134],"example":[135],"Bluetooth":[137],"applications":[138],"implemented":[140],"0.18-\u03bcm":[143],"CMOS":[144],"technology.":[145],"Simulations":[146],"show":[147],"that":[148],"it":[149],"achieves":[150],"79dB":[151],"SNDR":[152],"over":[153],"2":[154],"MHz":[155],"393\u03bcW":[158],"consumption":[160],"from":[161],"1.8V,":[162],"which":[163],"corresponds":[164],"FOM":[167],"13.6":[169],"fJ/conv.-step.":[170]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}