{"id":"https://openalex.org/W2799615156","doi":"https://doi.org/10.1109/iscas.2018.8351012","title":"Technology Mapping for Circuits with Simple Cells","display_name":"Technology Mapping for Circuits with Simple Cells","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2799615156","doi":"https://doi.org/10.1109/iscas.2018.8351012","mag":"2799615156"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033958196","display_name":"Jody Maick Matos","orcid":"https://orcid.org/0000-0002-7533-6508"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jody Maick Matos","raw_affiliation_strings":["UFRGS, Institute of Informatics, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Institute of Informatics, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre Reis","raw_affiliation_strings":["UFRGS, Institute of Informatics, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Institute of Informatics, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055631615","display_name":"Jordi Carrabina","orcid":"https://orcid.org/0000-0002-9540-8759"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jordi Carrabina","raw_affiliation_strings":["CEPHIS Group, UAB, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEPHIS Group, UAB, Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03237544,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6877033710479736},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6480679512023926},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6432036757469177},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5969341397285461},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5610398054122925},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.5472292304039001},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5468376278877258},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.4736163318157196},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4588101804256439},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4551546275615692},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44146299362182617},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43461737036705017},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3511543869972229},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20292127132415771},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19249340891838074},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19144383072853088},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1825922727584839},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1759677231311798},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.08042004704475403}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6877033710479736},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6480679512023926},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6432036757469177},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5969341397285461},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5610398054122925},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.5472292304039001},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5468376278877258},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.4736163318157196},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4588101804256439},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4551546275615692},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44146299362182617},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43461737036705017},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3511543869972229},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20292127132415771},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19249340891838074},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19144383072853088},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1825922727584839},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1759677231311798},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.08042004704475403},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1598437162","https://openalex.org/W1974982221","https://openalex.org/W1986409182","https://openalex.org/W1996055445","https://openalex.org/W2004113442","https://openalex.org/W2019403947","https://openalex.org/W2020907687","https://openalex.org/W2033992552","https://openalex.org/W2040894443","https://openalex.org/W2054095206","https://openalex.org/W2067277009","https://openalex.org/W2075778001","https://openalex.org/W2076719376","https://openalex.org/W2087107264","https://openalex.org/W2091525988","https://openalex.org/W2100465945","https://openalex.org/W2119935308","https://openalex.org/W2136435918","https://openalex.org/W2155308386","https://openalex.org/W2159497348","https://openalex.org/W2161380844","https://openalex.org/W2165643425","https://openalex.org/W2168159483","https://openalex.org/W2272163155","https://openalex.org/W2406038381","https://openalex.org/W2585143021","https://openalex.org/W2610995959","https://openalex.org/W6635712951","https://openalex.org/W6669629026"],"related_works":["https://openalex.org/W4385413421","https://openalex.org/W4386414224","https://openalex.org/W2532170798","https://openalex.org/W2783592119","https://openalex.org/W2963244787","https://openalex.org/W2966758645","https://openalex.org/W2774773774","https://openalex.org/W2785627314","https://openalex.org/W2526565644","https://openalex.org/W4378374359"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"two":[3],"main":[4],"contributions":[5],"toward":[6],"efficient":[7,47],"VLSI":[8],"circuits":[9,22,64],"mapped":[10,23],"with":[11,25,65,76,112],"simple":[12,26,71],"cells:":[13],"(1)":[14],"a":[15,66],"complete":[16],"synthesis":[17],"flow":[18],"to":[19,39,101,120,135],"provide":[20],"good-quality":[21],"only":[24],"cells;":[27],"and":[28,58,73,97,114,132,140],"(2)":[29],"an":[30],"area-oriented,":[31],"level-aware":[32],"buffering":[33,81],"algorithm":[34,82],"based":[35,105],"on":[36,106],"inverter":[37,52,103],"trees":[38],"fix":[40],"cell":[41],"fanout":[42,87],"violations.":[43],"We":[44],"show":[45],"that":[46],"implementations":[48],"in":[49],"terms":[50],"of":[51,69,94,126],"count,":[53,55],"transistor":[54],"area,":[56,129],"power":[57,130],"delay":[59,133],"can":[60,83],"be":[61],"generated":[62],"from":[63],"reduced":[67],"number":[68,93,125],"both":[70],"cells":[72,100],"inverters,":[74,127],"combined":[75],"XOR/XNOR-based":[77],"optimizations.":[78],"The":[79],"proposed":[80],"handle":[84],"all":[85],"unfeasible":[86],"occurrences,":[88],"while":[89],"(i)":[90],"optimizing":[91],"the":[92,102,123],"added":[95],"inverters;":[96],"(ii)":[98],"assigning":[99],"tree":[104],"their":[107],"level":[108],"criticality.":[109],"When":[110],"comparing":[111],"academic":[113],"commercial":[115],"approaches,":[116],"we":[117],"are":[118],"able":[119],"simultaneously":[121],"reduce":[122],"average":[124],"transistors,":[128],"dissipation":[131],"up":[134],"48%,":[136],"4%,":[137],"8%,":[138],"14%,":[139],"16%,":[141],"respectively.":[142]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}