{"id":"https://openalex.org/W2802840559","doi":"https://doi.org/10.1109/iscas.2018.8351004","title":"An Efficient Hardware Architecture for the Implementation of Multi-Step Look-Ahead Sigma-Delta Modulators","display_name":"An Efficient Hardware Architecture for the Implementation of Multi-Step Look-Ahead Sigma-Delta Modulators","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2802840559","doi":"https://doi.org/10.1109/iscas.2018.8351004","mag":"2802840559"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351004","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009628361","display_name":"Charis Basetas","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Charis Basetas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030451270","display_name":"Nikos Temenos","orcid":"https://orcid.org/0000-0002-1763-9930"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikos Temenos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013213336","display_name":"Paul P. Sotiriadis","orcid":"https://orcid.org/0000-0001-6030-4645"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Paul P. Sotiriadis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009628361"],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":0.2179,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.50737834,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7741873264312744},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6528756022453308},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.5674247145652771},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5516746640205383},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.472125381231308},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4661245346069336},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.42005354166030884},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3776552081108093},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36577123403549194},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09429648518562317}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7741873264312744},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6528756022453308},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.5674247145652771},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5516746640205383},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.472125381231308},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4661245346069336},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.42005354166030884},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3776552081108093},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36577123403549194},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09429648518562317},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351004","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1557300520","https://openalex.org/W1837816695","https://openalex.org/W2048407380","https://openalex.org/W2076553942","https://openalex.org/W2139154117","https://openalex.org/W2478884216","https://openalex.org/W2542943525","https://openalex.org/W2641986389","https://openalex.org/W2741008498","https://openalex.org/W2765239936","https://openalex.org/W2765387923","https://openalex.org/W2891646015","https://openalex.org/W4246981525","https://openalex.org/W4301627548","https://openalex.org/W6680446521","https://openalex.org/W6740404843","https://openalex.org/W6745479675"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W2281932057","https://openalex.org/W2585970387","https://openalex.org/W4230310076","https://openalex.org/W1966261340","https://openalex.org/W2790113131"],"abstract_inverted_index":{"A":[0,68],"hardware":[1,45,91,113],"architecture":[2],"for":[3,24,50],"the":[4,60],"implementation":[5,46,71],"of":[6,27,72,88],"Multi-Step":[7],"Look-Ahead":[8],"Sigma-Delta":[9],"Modulators":[10],"(MSLA":[11],"SDMs)":[12],"is":[13,77,94],"presented.":[14],"MSLA":[15,53,75,97],"SDMs":[16,23,37,54,98,106],"offer":[17],"superior":[18],"performance":[19,89,109],"than":[20],"conventional":[21,83,104],"single-bit":[22,31,84,105],"a":[25,73,82,100],"multitude":[26],"applications":[28],"relying":[29],"on":[30],"signal":[32],"representation.":[33],"However,":[34],"traditional":[35,65],"look-ahead":[36,66],"have":[38],"very":[39],"high":[40],"algorithmic":[41],"complexity":[42,114],"and":[43,79,90],"their":[44],"does":[47],"not":[48],"allow":[49],"real-time":[51],"operation.":[52],"overcome":[55],"this":[56],"problem":[57,62],"by":[58],"transforming":[59],"minimization":[61],"associated":[63],"with":[64,110],"SDMs.":[67],"proof-of-concept":[69],"FPGA":[70],"specific":[74],"SDM":[76,85],"discussed":[78],"compared":[80],"to":[81,103],"in":[86],"terms":[87],"complexity.":[92],"It":[93],"demonstrated":[95],"that":[96],"are":[99,115],"viable":[101],"alternative":[102],"when":[107],"better":[108],"moderate":[111],"additional":[112],"required.":[116]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}