{"id":"https://openalex.org/W2802755572","doi":"https://doi.org/10.1109/iscas.2018.8351001","title":"Placement and Routing by Overlapping and Merging QCA Gates","display_name":"Placement and Routing by Overlapping and Merging QCA Gates","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2802755572","doi":"https://doi.org/10.1109/iscas.2018.8351001","mag":"2802755572"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080369297","display_name":"Geraldo Fontes","orcid":null},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Geraldo Fontes","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, MG, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, MG, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002756172","display_name":"Pedro Arthur R. L. Silva","orcid":"https://orcid.org/0000-0001-7854-1286"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Pedro Arthur R. L. Silva","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, MG, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, MG, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068177643","display_name":"Jos\u00e9 Augusto M. Nacif","orcid":"https://orcid.org/0000-0003-0703-5620"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jose Augusto M. Nacif","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, MG, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, MG, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023995796","display_name":"Omar P. Vilela Neto","orcid":"https://orcid.org/0000-0003-1769-0629"},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Omar P. Vilela Neto","raw_affiliation_strings":["Department of Computer Science, Universidade Federal de Minas Gerais, Belo Horizonte, MG, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Universidade Federal de Minas Gerais, Belo Horizonte, MG, Brazil","institution_ids":["https://openalex.org/I110200422"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016370549","display_name":"Ricardo Ferreira","orcid":"https://orcid.org/0000-0003-1802-7829"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Ferreira","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, MG, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, MG, Brazil","institution_ids":["https://openalex.org/I146165071"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.2586,"has_fulltext":false,"cited_by_count":49,"citation_normalized_percentile":{"value":0.986772,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7105780839920044},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6477303504943848},{"id":"https://openalex.org/keywords/merge","display_name":"Merge (version control)","score":0.6074842214584351},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5781616568565369},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5616821050643921},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4624043107032776},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45397093892097473},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.44779208302497864},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4469369053840637},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4402826428413391},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42311882972717285},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.41973575949668884},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41504496335983276},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.412163645029068},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3900160789489746},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3770354390144348},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17958930134773254},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16706135869026184},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12363845109939575}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7105780839920044},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6477303504943848},{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.6074842214584351},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5781616568565369},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5616821050643921},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4624043107032776},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45397093892097473},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.44779208302497864},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4469369053840637},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4402826428413391},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42311882972717285},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.41973575949668884},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41504496335983276},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.412163645029068},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3900160789489746},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3770354390144348},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17958930134773254},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16706135869026184},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12363845109939575},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322980","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de Minas Gerais","ror":"https://ror.org/00nc55f03"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1825751090","https://openalex.org/W1998495425","https://openalex.org/W2060918570","https://openalex.org/W2104831089","https://openalex.org/W2128369966","https://openalex.org/W2133403974","https://openalex.org/W2141039988","https://openalex.org/W2147315955","https://openalex.org/W2160210493","https://openalex.org/W2164059484","https://openalex.org/W2289736896","https://openalex.org/W2507606486","https://openalex.org/W2548601258","https://openalex.org/W2738694315","https://openalex.org/W4247627689"],"related_works":["https://openalex.org/W2119373721","https://openalex.org/W2223186343","https://openalex.org/W2001825031","https://openalex.org/W2143608234","https://openalex.org/W2149774193","https://openalex.org/W2109413979","https://openalex.org/W2012522851","https://openalex.org/W3197841175","https://openalex.org/W2074590653","https://openalex.org/W2802755572"],"abstract_inverted_index":{"The":[0],"QCA":[1,56,98,154,162],"gate-level":[2,52],"design":[3,168],"introduces":[4],"new":[5],"challenges":[6],"to":[7,48,69,116,130,147,165],"the":[8,16,73,105,113,118,131,138,167],"traditional":[9],"mapping,":[10],"placement,":[11],"and":[12,35,64,123],"routing":[13],"flow.":[14],"First,":[15,72],"wires":[17,125],"consume":[18],"more":[19,94,142],"than":[20,95,143],"90%":[21],"of":[22,80],"total":[23,139],"area.":[24],"In":[25],"addition,":[26],"even":[27],"a":[28,32,45,51,55,60,65,78,108,148],"combinational":[29],"circuit":[30,53,74,115],"requires":[31],"clock":[33,67,133],"scheme,":[34],"all":[36,157],"internal":[37],"paths":[38],"should":[39,126],"be":[40,127],"balanced.":[41],"This":[42,84],"work":[43],"proposes":[44],"novel":[46],"approach":[47,136,150],"automatically":[49],"map":[50],"onto":[54],"layout":[57,99],"by":[58,88],"using":[59],"merge":[61,109],"overlapping":[62,81,110],"approach,":[63],"universal":[66],"scheme":[68],"provide":[70],"scalability.":[71],"is":[75,86,101],"decomposed":[76],"into":[77],"set":[79],"subgraph":[82],"partitions.":[83],"decomposition":[85],"guided":[87],"reconvergent":[89],"paths.":[90],"For":[91],"each":[92],"subgraph,":[93],"one":[96],"customized":[97],"cell":[100],"generated":[102],"on-the-fly.":[103],"During":[104],"last":[106],"step,":[107],"algorithm":[111],"rebuilds":[112],"entire":[114],"produce":[117],"final":[119],"layout.":[120],"All":[121],"inter":[122],"intra-partition":[124],"balanced":[128],"according":[129],"adopted":[132],"scheme.":[134],"Our":[135],"reduces":[137],"area":[140],"in":[141,145],"50%":[144],"comparison":[146],"previous":[149],"based":[151],"on":[152,161],"standard-cell":[153],"libraries.":[155],"Finally,":[156],"layouts":[158],"were":[159],"validated":[160],"Designer":[163],"simulator":[164],"verify":[166],"rules.":[169]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}