{"id":"https://openalex.org/W2800286366","doi":"https://doi.org/10.1109/iscas.2018.8350985","title":"An Ultra-low-power True Single-phase Clocking Flip-flop with Improved Hold time Variation using Logic Structure Reduction Scheme","display_name":"An Ultra-low-power True Single-phase Clocking Flip-flop with Improved Hold time Variation using Logic Structure Reduction Scheme","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2800286366","doi":"https://doi.org/10.1109/iscas.2018.8350985","mag":"2800286366"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8350985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8350985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086018774","display_name":"Ming-Yan Tsai","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ming-Yan Tsai","raw_affiliation_strings":["High Technology System-on-Chip Consolidation Lab (HTSC), Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Technology System-on-Chip Consolidation Lab (HTSC), Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111564749","display_name":"Po\u2010Yu Kuo","orcid":"https://orcid.org/0000-0003-2791-9642"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Po-Yu Kuo","raw_affiliation_strings":["High Technology System-on-Chip Consolidation Lab (HTSC), Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Technology System-on-Chip Consolidation Lab (HTSC), Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000277158","display_name":"Jin\u2010Fa Lin","orcid":"https://orcid.org/0000-0001-6240-6055"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jin-Fa Lin","raw_affiliation_strings":["High Technology System-on-Chip Consolidation Lab (HTSC), Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Technology System-on-Chip Consolidation Lab (HTSC), Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019598631","display_name":"Ming\u2010Hwa Sheu","orcid":"https://orcid.org/0000-0002-8417-474X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ming-Hwa Sheu","raw_affiliation_strings":["High Technology System-on-Chip Consolidation Lab (HTSC), Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Technology System-on-Chip Consolidation Lab (HTSC), Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5238,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.67031295,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.9069896936416626},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6988375186920166},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.6932277679443359},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6518332958221436},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.628865122795105},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5868750214576721},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5559572577476501},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.545949399471283},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5451218485832214},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5357196927070618},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4942781925201416},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4676100015640259},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4649355113506317},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.455335795879364},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39246666431427},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26916855573654175},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.258732408285141},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13220757246017456},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12501350045204163},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.10605284571647644},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09088563919067383},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.08393436670303345}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.9069896936416626},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6988375186920166},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.6932277679443359},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6518332958221436},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.628865122795105},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5868750214576721},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5559572577476501},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.545949399471283},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5451218485832214},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5357196927070618},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4942781925201416},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4676100015640259},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4649355113506317},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.455335795879364},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39246666431427},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26916855573654175},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.258732408285141},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13220757246017456},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12501350045204163},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.10605284571647644},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09088563919067383},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.08393436670303345},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8350985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8350985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1986173852","https://openalex.org/W2023138935","https://openalex.org/W2047694997","https://openalex.org/W2095703308","https://openalex.org/W2109195618","https://openalex.org/W2145876393","https://openalex.org/W2150924088"],"related_works":["https://openalex.org/W2611474147","https://openalex.org/W2800286366","https://openalex.org/W2981473605","https://openalex.org/W3166523576","https://openalex.org/W2006992104","https://openalex.org/W2112242076","https://openalex.org/W3114577482","https://openalex.org/W2532289323","https://openalex.org/W2602232535","https://openalex.org/W4391113201"],"abstract_inverted_index":{"In":[0,34],"this":[1],"paper,":[2],"an":[3],"ultra-low-power":[4],"true":[5],"single-phase":[6],"clocking":[7],"flip-flop":[8,64,68],"(FF)":[9],"design":[10,14,25],"is":[11,42,90],"proposed.":[12],"The":[13],"follows":[15],"a":[16,22,37],"master-slave-type":[17],"logic":[18,24,29,32,38],"structure":[19,39],"and":[20,30,54,89],"features":[21],"hybrid":[23],"comprising":[26],"both":[27],"static-CMOS":[28],"pass-transistor":[31],"(PTL).":[33],"the":[35,46,60,66,81],"design,":[36],"reduction":[40],"scheme":[41],"employed":[43],"to":[44],"reduce":[45],"number":[47],"of":[48],"transistors":[49],"for":[50],"achieving":[51],"low":[52],"power":[53],"short":[55],"delay":[56],"performance.":[57],"Comparing":[58],"with":[59,92],"conventional":[61],"transmission":[62],"gate":[63],"(TGFF),":[65],"proposed":[67],"reduced":[69],"power-delay":[70],"product":[71],"(PDP)":[72],"by":[73],"62.3%":[74],"under":[75],"12.5%":[76],"data":[77],"switching":[78],"activity.":[79],"Moreover,":[80],"circuit":[82],"also":[83],"achieves":[84],"better":[85],"hold":[86],"time":[87],"variation":[88],"implemented":[91],"TSMC":[93],"90-nm":[94],"CMOS":[95],"technology.":[96]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}