{"id":"https://openalex.org/W2800421099","doi":"https://doi.org/10.1109/iscas.2018.8350945","title":"A Convolutional Accelerator for Neural Networks With Binary Weights","display_name":"A Convolutional Accelerator for Neural Networks With Binary Weights","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2800421099","doi":"https://doi.org/10.1109/iscas.2018.8350945","mag":"2800421099"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8350945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8350945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064497251","display_name":"Arash Ardakani","orcid":"https://orcid.org/0000-0003-3274-2394"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Arash Ardakani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montr\u00e9al, Qu\u00e9bec, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montr\u00e9al, Qu\u00e9bec, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085812448","display_name":"Carlo Condo","orcid":"https://orcid.org/0000-0002-3050-036X"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Carlo Condo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montr\u00e9al, Qu\u00e9bec, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montr\u00e9al, Qu\u00e9bec, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091600002","display_name":"Warren J. Gross","orcid":"https://orcid.org/0000-0002-6226-6037"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Warren J. Gross","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montr\u00e9al, Qu\u00e9bec, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montr\u00e9al, Qu\u00e9bec, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064497251"],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":1.358,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.85710633,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.7796053886413574},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7448258399963379},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.6956074833869934},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5917930603027344},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5364412069320679},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5043925046920776},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.47236138582229614},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39765286445617676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39267659187316895},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3825770318508148},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3387783467769623},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3259512186050415},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22062483429908752},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19055920839309692},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15547409653663635},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.12732693552970886},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10551878809928894},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09119606018066406},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08582815527915955}],"concepts":[{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.7796053886413574},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7448258399963379},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.6956074833869934},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5917930603027344},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5364412069320679},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5043925046920776},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.47236138582229614},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39765286445617676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39267659187316895},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3825770318508148},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3387783467769623},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3259512186050415},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22062483429908752},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19055920839309692},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15547409653663635},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.12732693552970886},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10551878809928894},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09119606018066406},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08582815527915955}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8350945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8350945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1604973310","https://openalex.org/W1686810756","https://openalex.org/W1902934009","https://openalex.org/W2029016069","https://openalex.org/W2112796928","https://openalex.org/W2219959730","https://openalex.org/W2289252105","https://openalex.org/W2431931973","https://openalex.org/W2550815077","https://openalex.org/W2563740559","https://openalex.org/W2591982329","https://openalex.org/W2766143712","https://openalex.org/W2962835968","https://openalex.org/W2963114950","https://openalex.org/W2963200642","https://openalex.org/W2964299589","https://openalex.org/W3118608800","https://openalex.org/W6729256011","https://openalex.org/W6745730985"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4293226380","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2171986175","https://openalex.org/W2089791793","https://openalex.org/W2038858740","https://openalex.org/W1491218245"],"abstract_inverted_index":{"Parallel":[0],"processors":[1],"and":[2,32,54,71,121,145,159],"GP-GPUs":[3],"have":[4],"been":[5],"routinely":[6],"used":[7],"in":[8,130],"the":[9,13,40,52,93,151],"past":[10],"to":[11,50,69],"perform":[12],"computations":[14],"of":[15,42,79,118,142,148],"convolutional":[16,102],"neural":[17,36,80,106],"networks":[18,62,75,81,156],"(CNNs).":[19],"However,":[20],"their":[21],"large":[22],"power":[23,53],"consumption":[24],"has":[25],"pushed":[26],"researchers":[27],"towards":[28],"application-specific":[29],"integrated":[30],"circuits":[31],"on-chip":[33],"accelerators":[34,48],"implement":[35],"networks.":[37,107],"Nevertheless,":[38],"within":[39],"Internet":[41],"Things":[43],"(IoT)":[44],"scenario,":[45],"even":[46],"these":[47,74],"fail":[49],"meet":[51],"latency":[55],"constraints.":[56],"To":[57],"address":[58],"this":[59,97],"issue,":[60],"binary-weight":[61,105,155],"were":[63],"introduced,":[64],"where":[65],"weights":[66],"are":[67],"constrained":[68],"-1":[70],"1.":[72],"Therefore,":[73],"facilitate":[76],"hardware":[77],"implementation":[78],"by":[82,157],"replacing":[83],"multiply-and-accumulate":[84],"units":[85],"with":[86],"simple":[87],"accumulators,":[88],"as":[89,91],"well":[90],"reducing":[92],"weight":[94],"storage.":[95],"In":[96],"paper,":[98],"we":[99],"introduce":[100],"a":[101,116,139],"accelerator":[103],"for":[104,154],"The":[108],"proposed":[109],"architecture":[110,153],"only":[111],"consumes":[112],"128":[113],"mW":[114],"at":[115],"frequency":[117],"200":[119],"MHz":[120],"occupies":[122],"1.2":[123],"mm":[124],"<sup":[125],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[126],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[127],"when":[128],"synthesized":[129],"TSMC":[131],"65":[132],"nm":[133],"CMOS":[134],"technology.":[135],"Moreover,":[136],"it":[137],"achieves":[138],"high":[140],"area-efficiency":[141],"176":[143],"Gops/MGC":[144],"performance":[146],"efficiency":[147],"89%,":[149],"outperforming":[150],"state-of-the-art":[152],"1.8\u00d7":[158],"3.2\u00d7,":[160],"respectively.":[161]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}