{"id":"https://openalex.org/W2800335289","doi":"https://doi.org/10.1109/iscas.2018.8350924","title":"Parallel Implementation Technique of Digital Equalizer for Ultra-High-Speed Wireline Receiver","display_name":"Parallel Implementation Technique of Digital Equalizer for Ultra-High-Speed Wireline Receiver","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2800335289","doi":"https://doi.org/10.1109/iscas.2018.8350924","mag":"2800335289"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8350924","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8350924","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/handle/20.500.14299/146793","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073822029","display_name":"Gain Kim","orcid":"https://orcid.org/0000-0002-3680-8816"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Gain Kim","raw_affiliation_strings":["EPFL, Microelectronic Systems Laboratory, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Microelectronic Systems Laboratory, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055433194","display_name":"Lukas Kull","orcid":"https://orcid.org/0000-0001-9607-0430"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lukas Kull","raw_affiliation_strings":["IBM Research GmbH, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research GmbH, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008093986","display_name":"Danny Luu","orcid":"https://orcid.org/0000-0003-2817-0354"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Danny Luu","raw_affiliation_strings":["IBM Research GmbH, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research GmbH, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032768794","display_name":"Matthias Br\u00e4endli","orcid":"https://orcid.org/0000-0003-1995-7593"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Matthias Braendli","raw_affiliation_strings":["IBM Research GmbH, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research GmbH, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028644477","display_name":"Christian Menolfi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Christian Menolfi","raw_affiliation_strings":["IBM Research GmbH, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research GmbH, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014994900","display_name":"Pier Andrea Francese","orcid":"https://orcid.org/0000-0003-2944-9058"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pier Andrea Francese","raw_affiliation_strings":["IBM Research GmbH, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research GmbH, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069907150","display_name":"Cosimo Aprile","orcid":"https://orcid.org/0000-0002-6558-7688"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Cosimo Aprile","raw_affiliation_strings":["EPFL, Microelectronic Systems Laboratory, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Microelectronic Systems Laboratory, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088828887","display_name":"Thomas Morf","orcid":"https://orcid.org/0000-0002-2712-6653"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Morf","raw_affiliation_strings":["IBM Research GmbH, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research GmbH, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085908094","display_name":"Marcel Kossel","orcid":"https://orcid.org/0000-0003-3053-2422"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Marcel Kossel","raw_affiliation_strings":["IBM Research GmbH, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research GmbH, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013635152","display_name":"Alessandro Cevrero","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alessandro Cevrero","raw_affiliation_strings":["IBM Research GmbH, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research GmbH, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052709518","display_name":"\u0130lter \u00d6zkaya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ilter Ozkaya","raw_affiliation_strings":["IBM Research GmbH, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research GmbH, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084903090","display_name":"Thomas Toifl","orcid":"https://orcid.org/0000-0002-6448-1961"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Toifl","raw_affiliation_strings":["IBM Research GmbH, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research GmbH, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yusuf Leblebici","raw_affiliation_strings":["EPFL, Microelectronic Systems Laboratory, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Microelectronic Systems Laboratory, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":13,"corresponding_author_ids":["https://openalex.org/A5073822029"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.2617,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.56025016,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9824000000953674,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wireline","display_name":"Wireline","score":0.9461431503295898},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6883121132850647},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6206541657447815},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5969818830490112},{"id":"https://openalex.org/keywords/intersymbol-interference","display_name":"Intersymbol interference","score":0.5148534178733826},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.4873264729976654},{"id":"https://openalex.org/keywords/equalizer","display_name":"Equalizer","score":0.465290904045105},{"id":"https://openalex.org/keywords/adaptive-equalizer","display_name":"Adaptive equalizer","score":0.4512939155101776},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4427962601184845},{"id":"https://openalex.org/keywords/equalization","display_name":"Equalization (audio)","score":0.4228537082672119},{"id":"https://openalex.org/keywords/digital-subscriber-line","display_name":"Digital subscriber line","score":0.4225388467311859},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2538837790489197},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23776638507843018},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2068403959274292},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.174005925655365},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17324844002723694},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1503106653690338},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.12013918161392212},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.10215723514556885},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.09846341609954834}],"concepts":[{"id":"https://openalex.org/C2776951270","wikidata":"https://www.wikidata.org/wiki/Q8026910","display_name":"Wireline","level":3,"score":0.9461431503295898},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6883121132850647},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6206541657447815},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5969818830490112},{"id":"https://openalex.org/C97812054","wikidata":"https://www.wikidata.org/wiki/Q2166055","display_name":"Intersymbol interference","level":3,"score":0.5148534178733826},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.4873264729976654},{"id":"https://openalex.org/C67545415","wikidata":"https://www.wikidata.org/wiki/Q5384218","display_name":"Equalizer","level":3,"score":0.465290904045105},{"id":"https://openalex.org/C25125847","wikidata":"https://www.wikidata.org/wiki/Q4680741","display_name":"Adaptive equalizer","level":4,"score":0.4512939155101776},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4427962601184845},{"id":"https://openalex.org/C75755367","wikidata":"https://www.wikidata.org/wiki/Q104531076","display_name":"Equalization (audio)","level":3,"score":0.4228537082672119},{"id":"https://openalex.org/C201374245","wikidata":"https://www.wikidata.org/wiki/Q104534","display_name":"Digital subscriber line","level":2,"score":0.4225388467311859},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2538837790489197},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23776638507843018},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2068403959274292},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.174005925655365},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17324844002723694},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1503106653690338},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.12013918161392212},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.10215723514556885},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.09846341609954834}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2018.8350924","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8350924","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:255620","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/146793","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"},{"id":"pmh:oai:infoscience.epfl.ch:261574","is_oa":false,"landing_page_url":"http://infoscience.epfl.ch/record/261574","pdf_url":null,"source":{"id":"https://openalex.org/S4306400488","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/261574","raw_type":""}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:255620","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/146793","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2006317948","https://openalex.org/W2051102950","https://openalex.org/W2061916631","https://openalex.org/W2296644030","https://openalex.org/W2527653927","https://openalex.org/W2535384136","https://openalex.org/W2592571780","https://openalex.org/W2592627151","https://openalex.org/W2741004974","https://openalex.org/W6665892523","https://openalex.org/W6728452974","https://openalex.org/W6734077143","https://openalex.org/W6734830655","https://openalex.org/W7074578237"],"related_works":["https://openalex.org/W2769133487","https://openalex.org/W3217601129","https://openalex.org/W2352178434","https://openalex.org/W4402727109","https://openalex.org/W2979019709","https://openalex.org/W2134737891","https://openalex.org/W2366224618","https://openalex.org/W2018366688","https://openalex.org/W2170110141","https://openalex.org/W2045849368"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"parallel":[4,90],"implementation":[5,123],"technique":[6],"of":[7,45,99,124],"digital":[8,65,91,95],"equalizer":[9,38,92,96],"for":[10,67,88,120],"high-speed":[11],"wireline":[12,18,68],"serial":[13],"link":[14],"receiver":[15],"(RX).":[16],"In":[17,81],"RX,":[19],"inter-symbol":[20],"interference":[21],"(ISI)":[22],"is":[23,33,51,86,127],"mitigated":[24],"by":[25,36],"continuous-time":[26],"linear":[27],"equalizer,":[28],"and":[29,112,115],"the":[30,43],"remaining":[31],"ISI":[32],"cancelled":[34],"out":[35],"decision-feedback":[37],"(DFE).":[39],"However,":[40],"due":[41],"to":[42,55,61],"existence":[44],"feedback":[46],"loop":[47],"in":[48,64],"DFE,":[49],"there":[50],"no":[52],"trivial":[53],"way":[54],"parallelize":[56],"it,":[57],"making":[58],"it":[59],"difficult":[60],"be":[62],"realized":[63],"circuits":[66],"RX":[69],"based":[70],"on":[71],"analog-to-digital":[72],"converter":[73],"(ADC)":[74],"with":[75],"\u2265":[76],"56":[77],"Gb/s":[78],"data":[79],"rate.":[80],"this":[82],"work,":[83],"convolution":[84],"theorem":[85],"applied":[87],"achieving":[89],"implementation.":[93],"The":[94],"datapath":[97],"consists":[98],"discrete":[100],"Fourier":[101],"transform":[102],"(DFT)":[103],"core,":[104,107],"inverse-DFT":[105],"(IDFT)":[106],"complex":[108],"multipliers":[109],"between":[110],"DFT":[111],"IDFT":[113],"cores,":[114],"overlap-add":[116],"circuit.":[117],"Design":[118],"considerations":[119],"low-area":[121],"VLSI":[122],"such":[125],"architecture":[126],"discussed.":[128]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}