{"id":"https://openalex.org/W2801958722","doi":"https://doi.org/10.1109/iscas.2018.8350917","title":"Fast Timing Analysis of Transistor-Level Full Custom Digital Circuits","display_name":"Fast Timing Analysis of Transistor-Level Full Custom Digital Circuits","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2801958722","doi":"https://doi.org/10.1109/iscas.2018.8350917","mag":"2801958722"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8350917","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8350917","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085803815","display_name":"Jingon Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jingon Lee","raw_affiliation_strings":["KAIST, School of Electrical Engineering, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, School of Electrical Engineering, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101764248","display_name":"Jinwook Jung","orcid":"https://orcid.org/0000-0002-9384-5277"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jinwook Jung","raw_affiliation_strings":["KAIST, School of Electrical Engineering, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, School of Electrical Engineering, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["KAIST, School of Electrical Engineering, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, School of Electrical Engineering, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.812880277633667},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7265809774398804},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7121278047561646},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6169991493225098},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5989633798599243},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5540649890899658},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5210813283920288},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5107333660125732},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.5036491751670837},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49122923612594604},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4798721373081207},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4428647458553314},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3487603962421417},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28630098700523376},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21208727359771729},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19349762797355652},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1654719114303589}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.812880277633667},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7265809774398804},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7121278047561646},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6169991493225098},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5989633798599243},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5540649890899658},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5210813283920288},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5107333660125732},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.5036491751670837},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49122923612594604},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4798721373081207},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4428647458553314},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3487603962421417},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28630098700523376},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21208727359771729},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19349762797355652},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1654719114303589},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8350917","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8350917","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W2002421366","https://openalex.org/W2024924124","https://openalex.org/W2047821116","https://openalex.org/W2055510065","https://openalex.org/W2125831674","https://openalex.org/W2137513087","https://openalex.org/W2144591199","https://openalex.org/W2146116313","https://openalex.org/W2163626738","https://openalex.org/W2169269717","https://openalex.org/W4229693094","https://openalex.org/W4236005074","https://openalex.org/W4240504488"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1927636319","https://openalex.org/W2145535176","https://openalex.org/W3015599398","https://openalex.org/W2792778858","https://openalex.org/W2188730438","https://openalex.org/W2367816239","https://openalex.org/W1570180536","https://openalex.org/W4229446324","https://openalex.org/W2158805860"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,17,23,37,44,67,109,129],"fast":[4],"timing":[5,24,117,139],"analysis":[6,118,140],"methodology":[7],"that":[8,26,77,115,134],"can":[9,141],"be":[10,142],"applied":[11],"to":[12,136,145],"full-custom":[13],"digital":[14],"circuits.":[15],"Given":[16],"transistor-level":[18],"circuit":[19],"netlist,":[20],"we":[21],"build":[22],"graph":[25],"consists":[27],"of":[28,39,52,91,150],"gates":[29],"and":[30,56,103],"wires.":[31],"Each":[32],"gate":[33],"is":[34,84,96,119,155],"modeled":[35,62,107],"as":[36],"set":[38],"equivalent":[40],"RC":[41,64,74,93],"networks":[42],"representing":[43],"specific":[45],"input":[46,79],"pattern":[47],"while":[48],"taking":[49],"into":[50,63,82,108],"account":[51,83],"stacked":[53],"transistor":[54],"effect":[55],"Miller":[57],"effect.":[58],"Wires":[59],"are":[60,105],"also":[61,97],"trees":[65],"using":[66,121],"Rectilinear":[68],"Steiner":[69],"minimal":[70],"tree.":[71],"An":[72],"improved":[73],"delay":[75,153],"model":[76,154],"takes":[78],"transition":[80],"time":[81],"used":[85],"for":[86],"computing":[87],"the":[88,92,116,147,151],"propagation":[89],"delays":[90],"networks,":[94],"which":[95],"proposed":[98,152],"in":[99],"this":[100],"paper.":[101],"Gates":[102],"wires":[104],"then":[106],"hardware":[110],"description":[111],"language":[112],"(HDL)":[113],"so":[114],"performed":[120],"an":[122],"off-the-shelf":[123],"function":[124],"simulator.":[125],"Experimental":[126],"results":[127],"on":[128],"few":[130],"test":[131],"circuits":[132],"indicate":[133],"up":[135],"1800\u00d7":[137],"faster":[138],"realized":[143],"compared":[144],"SPICE;":[146],"average":[148],"error":[149],"11.2%.":[156]},"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}