{"id":"https://openalex.org/W2756617193","doi":"https://doi.org/10.1109/iscas.2017.8051019","title":"A small area and low power true random number generator using write speed variation of oxidebased RRAM for IoT security application","display_name":"A small area and low power true random number generator using write speed variation of oxidebased RRAM for IoT security application","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2756617193","doi":"https://doi.org/10.1109/iscas.2017.8051019","mag":"2756617193"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8051019","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8051019","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100972382","display_name":"Jianguo Yang","orcid":"https://orcid.org/0000-0001-9208-1036"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jianguo Yang","raw_affiliation_strings":["ASIC and System State Key Laboratory, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Laboratory, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101008265","display_name":"Yinyin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinyin Lin","raw_affiliation_strings":["ASIC and System State Key Laboratory, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Laboratory, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112322511","display_name":"Yarong Fu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yarong Fu","raw_affiliation_strings":["ASIC and System State Key Laboratory, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Laboratory, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034197769","display_name":"Xiaoyong Xue","orcid":"https://orcid.org/0000-0001-9001-4569"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyong Xue","raw_affiliation_strings":["ASIC and System State Key Laboratory, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Laboratory, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050046384","display_name":"Bruce Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"B A Chen","raw_affiliation_strings":["ASIC and System State Key Laboratory, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ASIC and System State Key Laboratory, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100972382"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":1.4334,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.8326446,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8006719350814819},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6912470459938049},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6172357797622681},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3645036220550537},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3422917127609253},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32320737838745117},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.26359641551971436},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16258454322814941},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07575559616088867}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8006719350814819},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6912470459938049},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6172357797622681},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3645036220550537},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3422917127609253},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32320737838745117},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.26359641551971436},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16258454322814941},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07575559616088867},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8051019","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8051019","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1484330480","https://openalex.org/W1982630937","https://openalex.org/W1983626370","https://openalex.org/W1999094902","https://openalex.org/W2022112290","https://openalex.org/W2092798673","https://openalex.org/W2117188320","https://openalex.org/W2121559464","https://openalex.org/W2161747581","https://openalex.org/W2162896386","https://openalex.org/W2170141950","https://openalex.org/W2303331368","https://openalex.org/W3151438815","https://openalex.org/W6628999389","https://openalex.org/W6678356434"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2545245183","https://openalex.org/W2054635671","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W1970117475","https://openalex.org/W3161624601","https://openalex.org/W2611512961","https://openalex.org/W2078381924","https://openalex.org/W2043393912"],"abstract_inverted_index":{"A":[0],"true":[1],"random":[2],"number":[3],"generator":[4],"using":[5,132],"write":[6,82,90],"speed":[7,51],"variation":[8,52,80],"of":[9,20,40,56,65,81,125,148],"oxide-based":[10],"RRAM":[11,67,112],"is":[12,26,44,85],"proposed":[13],"for":[14],"the":[15,42,47,50,54,141],"first":[16],"time.":[17],"The":[18,79,104],"signal":[19],"this":[21],"physical":[22],"unclonable":[23],"function":[24,63],"(PUF)":[25],"strong":[27],"with":[28,123],"long":[29],"duration":[30],"to":[31,46,93,144],"be":[32,70,138],"easily":[33],"and":[34,60,76,97,130],"accurately":[35],"captured":[36],"by":[37,87],"simple":[38],"circuit,":[39],"which":[41,107],"advantage":[43],"attributed":[45],"mechanism":[48],"that":[49],"amplifies":[53],"fluctuation":[55],"oxygen":[57],"vacancy":[58],"trap":[59],"de-trap.":[61],"Some":[62],"parts":[64],"normal":[66],"IP":[68],"can":[69,137],"reused":[71],"as":[72],"entropy":[73],"source":[74],"cells":[75],"implementation":[77],"circuit.":[78],"end":[83],"point":[84],"monitored":[86],"a":[88,95,101],"self-adaptive":[89],"drive":[91],"circuit":[92],"trig":[94],"counter,":[96],"then":[98],"serialized":[99],"into":[100],"bit":[102],"stream.":[103],"test":[105],"chips,":[106],"are":[108],"AlOx/WOx":[109],"bilayer":[110],"back-end":[111],"fabricated":[113],"in":[114],"0.18":[115],"Um":[116],"logic":[117],"process,":[118],"passed":[119],"all":[120],"NIST":[121],"tests":[122],"advantages":[124],"small":[126],"area,":[127],"low":[128],"power,":[129],"not":[131],"post-processor":[133],"corrector.":[134],"Enough":[135],"bits":[136],"generated":[139],"within":[140],"endurance":[142],"limitation":[143],"ensure":[145],"usual":[146],"Internet":[147],"Things":[149],"(IoT)":[150],"security":[151],"application.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}