{"id":"https://openalex.org/W2757948977","doi":"https://doi.org/10.1109/iscas.2017.8051013","title":"Methodology for automated phase noise minimization in RF circuit interconnect trees","display_name":"Methodology for automated phase noise minimization in RF circuit interconnect trees","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2757948977","doi":"https://doi.org/10.1109/iscas.2017.8051013","mag":"2757948977"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8051013","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8051013","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083016917","display_name":"Dimo Martev","orcid":"https://orcid.org/0000-0002-7347-865X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Dimo Martev","raw_affiliation_strings":["Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000995844","display_name":"Sven Hampel","orcid":"https://orcid.org/0000-0001-8958-0977"},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sven Hampel","raw_affiliation_strings":["Intel Germany, Duisburg, Germany"],"affiliations":[{"raw_affiliation_string":"Intel Germany, Duisburg, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5083016917"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.1433,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51295695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8427375555038452},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7095577716827393},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6298233270645142},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5778683423995972},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5619359016418457},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5599039196968079},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5426024794578552},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4782487452030182},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4491559565067291},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4384766221046448},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4349365830421448},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.41303178668022156},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4114510118961334},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3770027160644531},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2633371949195862},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2308962345123291},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21710336208343506},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.19790923595428467},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19444769620895386},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17955583333969116},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13307234644889832},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09993383288383484},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0902511477470398}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8427375555038452},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7095577716827393},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6298233270645142},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5778683423995972},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5619359016418457},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5599039196968079},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5426024794578552},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4782487452030182},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4491559565067291},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4384766221046448},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4349365830421448},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.41303178668022156},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4114510118961334},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3770027160644531},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2633371949195862},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2308962345123291},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21710336208343506},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.19790923595428467},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19444769620895386},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17955583333969116},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13307234644889832},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09993383288383484},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0902511477470398},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8051013","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8051013","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2097388262","https://openalex.org/W2123316553","https://openalex.org/W2160252016","https://openalex.org/W2161066961","https://openalex.org/W4237162529"],"related_works":["https://openalex.org/W4292182797","https://openalex.org/W2503215586","https://openalex.org/W2583707817","https://openalex.org/W2106223679","https://openalex.org/W2148021977","https://openalex.org/W4321510758","https://openalex.org/W2142651762","https://openalex.org/W2108495667","https://openalex.org/W2967850598","https://openalex.org/W2304374807"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,16,31,59],"methodology":[3],"for":[4,38,118],"phase":[5,26,88,119],"noise":[6,27,120],"minimization":[7],"of":[8,23,85,104,115],"interconnects":[9],"in":[10,72],"radio":[11],"frequency":[12],"circuits,":[13],"integrated":[14],"into":[15,58],"commercial":[17],"digital":[18],"tool":[19],"chain.":[20],"Accurate":[21],"estimates":[22],"the":[24,36,49,66,78,86,93,102,109,113],"produced":[25],"are":[28,81],"derived":[29],"using":[30],"lookup":[32],"table":[33],"approach,":[34],"eliminating":[35],"need":[37],"analog":[39],"simulations.":[40],"A":[41],"dynamic":[42],"programming":[43],"algorithm":[44],"is":[45,55,108],"utilized":[46],"to":[47,97],"produce":[48],"optimal":[50],"tree":[51,54],"structure.":[52],"The":[53],"automatically":[56],"translated":[57],"netlist":[60],"and":[61,63],"placed":[62],"routed":[64],"within":[65,82],"VLSI":[67],"flow.":[68],"Back":[69],"annotated":[70],"simulations":[71],"28":[73],"nm":[74],"technology":[75],"show":[76],"that":[77],"obtained":[79],"results":[80],"2.2":[83],"dB":[84],"actual":[87],"noise,":[89],"while":[90],"significantly":[91],"reducing":[92],"design":[94],"time":[95],"compared":[96],"traditional":[98],"manual":[99],"design.":[100],"To":[101],"best":[103],"our":[105],"knowledge,":[106],"this":[107],"first":[110],"work":[111],"on":[112],"automation":[114],"buffer":[116],"insertion":[117],"minimization.":[121]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}