{"id":"https://openalex.org/W2758515463","doi":"https://doi.org/10.1109/iscas.2017.8050998","title":"Evaluation of Dual Mode Logic in 28nm FD-SOI technology","display_name":"Evaluation of Dual Mode Logic in 28nm FD-SOI technology","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2758515463","doi":"https://doi.org/10.1109/iscas.2017.8050998","mag":"2758515463"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004107991","display_name":"Ramiro Taco","orcid":"https://orcid.org/0000-0003-3046-2364"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ramiro Taco","raw_affiliation_strings":["University of Calabria, Rende, CS, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Calabria, Rende, CS, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032341525","display_name":"Itamar Levi","orcid":"https://orcid.org/0000-0002-5591-5799"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Itamar Levi","raw_affiliation_strings":["Bar-Ilan University, Ramat-Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bar-Ilan University, Ramat-Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016654766","display_name":"Marco Lanuzza","orcid":"https://orcid.org/0000-0002-6480-9218"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Lanuzza","raw_affiliation_strings":["University of Calabria, Rende, CS, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Calabria, Rende, CS, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["Bar-Ilan University, Ramat-Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bar-Ilan University, Ramat-Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7707827091217041},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.729800820350647},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6313872337341309},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6260692477226257},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49463602900505066},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.4878668785095215},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48615142703056335},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.46226608753204346},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4540383219718933},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.42899996042251587},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4225800633430481},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3576076030731201},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.31739240884780884},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2493499517440796},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10047212243080139}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7707827091217041},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.729800820350647},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6313872337341309},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6260692477226257},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49463602900505066},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.4878668785095215},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48615142703056335},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.46226608753204346},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4540383219718933},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.42899996042251587},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4225800633430481},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3576076030731201},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.31739240884780884},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2493499517440796},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10047212243080139},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.0},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1974524309","https://openalex.org/W2020875745","https://openalex.org/W2037299409","https://openalex.org/W2038049046","https://openalex.org/W2088481695","https://openalex.org/W2094960953","https://openalex.org/W2122181624","https://openalex.org/W2122393626","https://openalex.org/W2127656032","https://openalex.org/W2129508997","https://openalex.org/W2138724413","https://openalex.org/W2185598583","https://openalex.org/W2218066387","https://openalex.org/W4256485690","https://openalex.org/W6655872142","https://openalex.org/W6672540876","https://openalex.org/W6678614838"],"related_works":["https://openalex.org/W4226211266","https://openalex.org/W2791832526","https://openalex.org/W3165307257","https://openalex.org/W1574518580","https://openalex.org/W4295177619","https://openalex.org/W1017999001","https://openalex.org/W2029162371","https://openalex.org/W1789158442","https://openalex.org/W4361799621","https://openalex.org/W2109857948"],"abstract_inverted_index":{"For":[0],"the":[1,4,19,33,37,40,46,71,84,99,104,115,121,128,142,146,173],"first":[2],"time,":[3],"Dual":[5],"Mode":[6],"Logic":[7],"(DML)":[8],"technique":[9],"is":[10],"evaluated":[11],"in":[12,83,107,125,164,170],"28":[13],"nm":[14],"UTBB":[15],"FD-SOI":[16],"technology,":[17,47],"with":[18,112],"goal":[20],"of":[21,36,45,70,109,145,156,160,166],"improving":[22],"energy":[23,48,110],"efficiency":[24],"for":[25,80],"wide":[26],"supply":[27,86],"voltage":[28,58,87],"operation":[29],"range.":[30,88],"By":[31],"combining":[32],"operating":[34],"characteristics":[35],"DML":[38,72,100,147],"and":[39,59,76,119,153],"extended":[41],"body":[42],"bias":[43],"capability":[44,144],"efficient":[49],"digital":[50],"circuits":[51],"that":[52,98],"can":[53,63],"effectively":[54],"benefit":[55],"from":[56],"adaptive":[57],"frequency":[60],"scaling":[61],"techniques":[62],"be":[64],"defined.":[65],"This":[66],"manuscript":[67],"reports":[68],"evaluations":[69],"against":[73],"conventional":[74,174],"static":[75,116,152],"dynamic":[77,129,154],"CMOS":[78,117,130,175],"logics":[79],"two":[81],"benchmarks":[82],"0.3V-1V":[85],"First,":[89],"a":[90,133],"NAND-NOR":[91],"chain":[92],"was":[93,138,168],"considered.":[94,139],"Simulation":[95],"results":[96],"showed":[97],"approach":[101],"assures":[102],"roughly":[103],"40%":[105],"savings":[106],"terms":[108,165],"consumption":[111],"respect":[113],"to":[114,127,141,148,172],"implementation":[118],"improves":[120],"speed":[122],"about":[123],"20%":[124,163],"comparison":[126,171],"design.":[131,177],"Second,":[132],"16-bit":[134],"Carry":[135],"Skip":[136],"Adder":[137],"Due":[140],"unique":[143],"switch":[149],"on-the-fly":[150],"between":[151],"modes":[155],"operation,":[157],"an":[158],"improvement":[159],"more":[161],"than":[162],"EDP":[167],"obtained":[169],"adder":[176]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}