{"id":"https://openalex.org/W2759447018","doi":"https://doi.org/10.1109/iscas.2017.8050960","title":"A multi-phase VCO quantizer based adaptive digital LDO in 65nm CMOS technology","display_name":"A multi-phase VCO quantizer based adaptive digital LDO in 65nm CMOS technology","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2759447018","doi":"https://doi.org/10.1109/iscas.2017.8050960","mag":"2759447018"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050960","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050960","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078845675","display_name":"Somnath Kundu","orcid":"https://orcid.org/0000-0002-5891-7968"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Somnath Kundu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043025421","display_name":"Chris H. Kim","orcid":"https://orcid.org/0000-0002-4194-1347"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris H. Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078845675"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":0.2549,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55350757,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7903756499290466},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.6847887635231018},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.6275246143341064},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.578410267829895},{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.5027446746826172},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.49968886375427246},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4928708076477051},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4589061141014099},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4419686496257782},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.36536315083503723},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32310786843299866},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.27194923162460327},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25377777218818665},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.2430754005908966}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7903756499290466},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.6847887635231018},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.6275246143341064},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.578410267829895},{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.5027446746826172},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.49968886375427246},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4928708076477051},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4589061141014099},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4419686496257782},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.36536315083503723},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32310786843299866},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.27194923162460327},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25377777218818665},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2430754005908966},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050960","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050960","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1992459337","https://openalex.org/W2031283182","https://openalex.org/W2038551933","https://openalex.org/W2066958141","https://openalex.org/W2343518286","https://openalex.org/W2361579363"],"related_works":["https://openalex.org/W2523432015","https://openalex.org/W2153130273","https://openalex.org/W2765340260","https://openalex.org/W2976219355","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W2217043549","https://openalex.org/W1486070987","https://openalex.org/W3064661991","https://openalex.org/W2124728021"],"abstract_inverted_index":{"A":[0,82],"digital":[1],"low-dropout":[2],"(DLDO)":[3],"voltage":[4,59,91],"regulator":[5],"circuit":[6],"is":[7,120,126],"proposed":[8,29],"utilizing":[9],"a":[10,39,67,72,77,103,109],"multi-phase":[11],"VCO":[12],"based":[13,32],"time":[14],"quantizer.":[15],"This":[16],"high-resolution":[17],"quantizer":[18],"requires":[19],"much":[20],"lower":[21],"sampling":[22,85,111],"clock":[23,86,112],"frequency":[24],"compared":[25,101],"to":[26,63,102],"the":[27,45,50,89],"previously":[28],"1-bit":[30],"comparator":[31],"architectures":[33],"and":[34,65,95],"thereby":[35],"ensures":[36],"stability":[37],"over":[38],"wide":[40],"operating":[41],"condition,":[42],"while":[43],"reducing":[44],"dynamic":[46],"power":[47],"consumption":[48],"at":[49,56,117],"same":[51],"time.":[52],"The":[53,114,122],"DLDO":[54,105],"operates":[55],"an":[57],"input":[58],"range":[60],"of":[61],"0.6V":[62],"1.2V":[64],"delivers":[66],"maximum":[68,123],"115mA":[69],"current":[70,124],"with":[71],"50mV":[73],"dropout,":[74],"simulated":[75],"in":[76],"65nm":[78],"LP":[79],"CMOS":[80],"technology.":[81],"dynamically":[83],"adaptive":[84],"can":[87],"reduce":[88],"output":[90,119],"droop":[92],"by":[93],"40-60%":[94],"provides":[96],"3.5-6.5":[97],"times":[98],"faster":[99],"settling":[100],"baseline":[104],"design":[106],"that":[107],"uses":[108],"fixed":[110],"frequency.":[113],"FOM":[115],"calculated":[116],"0.9V":[118],"0.53ps.":[121],"efficiency":[125],"99.3%.":[127]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}