{"id":"https://openalex.org/W2757604236","doi":"https://doi.org/10.1109/iscas.2017.8050945","title":"Open source cell library Mono3D to develop large-scale monolithic 3D integrated circuits","display_name":"Open source cell library Mono3D to develop large-scale monolithic 3D integrated circuits","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2757604236","doi":"https://doi.org/10.1109/iscas.2017.8050945","mag":"2757604236"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101876004","display_name":"Chen Yan","orcid":"https://orcid.org/0000-0003-4739-3190"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chen Yan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University (SUNY), Stony Brook, New York, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University (SUNY), Stony Brook, New York, USA","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000729254","display_name":"Scott Kontak","orcid":null},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Kontak","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University (SUNY), Stony Brook, New York, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University (SUNY), Stony Brook, New York, USA","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008029821","display_name":"Hailang Wang","orcid":"https://orcid.org/0009-0007-1481-2295"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hailang Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University (SUNY), Stony Brook, New York, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University (SUNY), Stony Brook, New York, USA","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061262597","display_name":"Emre Salman","orcid":"https://orcid.org/0000-0001-6538-6803"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Emre Salman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University (SUNY), Stony Brook, New York, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University (SUNY), Stony Brook, New York, USA","institution_ids":["https://openalex.org/I59553526"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101876004"],"corresponding_institution_ids":["https://openalex.org/I59553526"],"apc_list":null,"apc_paid":null,"fwci":1.0034,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.78282081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.6793224811553955},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5975649952888489},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5721583962440491},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4888398051261902},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.48073267936706543},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4512275457382202},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.4404805302619934},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.43582555651664734},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4324060380458832},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42243435978889465},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3249933123588562},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2451944351196289},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23910722136497498},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10876142978668213},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09971264004707336},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.09825441241264343}],"concepts":[{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.6793224811553955},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5975649952888489},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5721583962440491},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4888398051261902},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.48073267936706543},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4512275457382202},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.4404805302619934},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43582555651664734},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4324060380458832},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42243435978889465},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3249933123588562},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2451944351196289},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23910722136497498},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10876142978668213},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09971264004707336},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.09825441241264343},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W601886942","https://openalex.org/W1751600266","https://openalex.org/W1972367194","https://openalex.org/W2002806561","https://openalex.org/W2024381286","https://openalex.org/W2089979174","https://openalex.org/W2092840182","https://openalex.org/W2109314689","https://openalex.org/W2127840069","https://openalex.org/W2129785295","https://openalex.org/W2161129061","https://openalex.org/W2481508967","https://openalex.org/W2510950183","https://openalex.org/W2580980708","https://openalex.org/W6637775719","https://openalex.org/W6725638887"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2163646864","https://openalex.org/W2141067179","https://openalex.org/W2333804548","https://openalex.org/W1990828594","https://openalex.org/W3093450488","https://openalex.org/W2027159884","https://openalex.org/W2250058922","https://openalex.org/W2338273177","https://openalex.org/W2470954454"],"abstract_inverted_index":{"Monolithic":[0],"three-dimensional":[1],"(3D)":[2],"integrated":[3],"circuits":[4],"(ICs)":[5],"achieve":[6],"ultra-high":[7],"density":[8],"device":[9],"integration":[10],"through":[11],"fine-grained":[12],"connectivity":[13],"enabled":[14],"by":[15],"monolithic":[16,35,60,84,103],"inter-tier":[17],"vias":[18],"(MIVs).":[19],"In":[20],"this":[21],"paper,":[22],"an":[23],"open":[24,92],"source":[25,93],"standard":[26],"cell":[27,94],"library":[28,95],"for":[29],"design":[30],"automation":[31],"of":[32,59,67,83,102],"large-scale":[33],"transistor-level":[34],"3D":[36,61,85,104],"ICs":[37,62,86],"is":[38,49,76],"proposed.":[39],"A":[40],"128-point,":[41],"highly":[42],"parallelized":[43],"FFT":[44],"core":[45],"with":[46,51],"330K":[47],"cells":[48],"implemented":[50],"the":[52],"proposed":[53,91],"library.":[54],"Power":[55],"and":[56,70],"timing":[57,74],"characteristics":[58,75,82],"are":[63,87],"quantified.":[64],"The":[65,78,90],"effect":[66],"signal":[68],"integrity":[69],"routing":[71],"congestion":[72],"on":[73,99],"investigated.":[77],"primary":[79],"clock":[80],"tree":[81],"also":[88],"discussed.":[89],"facilitates":[96],"future":[97],"research":[98],"multiple":[100],"aspects":[101],"technology.":[105]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}