{"id":"https://openalex.org/W2758183095","doi":"https://doi.org/10.1109/iscas.2017.8050910","title":"Design-oriented models for quick estimation of path delay variability via the fan-out-of-4 metric","display_name":"Design-oriented models for quick estimation of path delay variability via the fan-out-of-4 metric","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2758183095","doi":"https://doi.org/10.1109/iscas.2017.8050910","mag":"2758183095"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["ECE Department, National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"ECE Department, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","DIET Department, University of Rome \"La Sapienza\", Rome, Italy"],"affiliations":[{"raw_affiliation_string":"DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"DIET Department, University of Rome \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","DIET Department, University of Rome \"La Sapienza\", Rome, Italy"],"affiliations":[{"raw_affiliation_string":"DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"DIET Department, University of Rome \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052037141"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12253933,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.7392593622207642},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.6550748944282532},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6219800710678101},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5576439499855042},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.536463737487793},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5328140258789062},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5211055874824524},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5156018137931824},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.504569411277771},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.4927509129047394},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4751436710357666},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.46781086921691895},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.4635125398635864},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4132618308067322},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4092422425746918},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40076836943626404},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3411727547645569},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1712104082107544},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.16772246360778809},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15339145064353943},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.09714075922966003}],"concepts":[{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.7392593622207642},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.6550748944282532},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6219800710678101},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5576439499855042},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.536463737487793},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5328140258789062},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5211055874824524},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5156018137931824},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.504569411277771},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.4927509129047394},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4751436710357666},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.46781086921691895},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.4635125398635864},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4132618308067322},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4092422425746918},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40076836943626404},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3411727547645569},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1712104082107544},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.16772246360778809},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15339145064353943},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.09714075922966003},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2017.8050910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1132792","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1132792","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1974982221","https://openalex.org/W1982515552","https://openalex.org/W2054791832","https://openalex.org/W2081624924","https://openalex.org/W2128748528","https://openalex.org/W2138724413","https://openalex.org/W2140823559","https://openalex.org/W2344454022","https://openalex.org/W4229627167","https://openalex.org/W4254506919"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1927636319","https://openalex.org/W3015599398","https://openalex.org/W2792778858","https://openalex.org/W2188730438","https://openalex.org/W2367816239","https://openalex.org/W1875529755","https://openalex.org/W1997308464","https://openalex.org/W2123314372","https://openalex.org/W2114992783"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,78,101,111,152],"novel":[4],"modeling":[5],"framework":[6,85],"is":[7,66,86,127],"proposed":[8,84],"to":[9,19,93,145],"quickly":[10],"estimate":[11],"the":[12,24,32,39,46,57,98,105,116],"delay":[13,47,65,107,153],"variability":[14,108,154],"of":[15,41,49,59,71,118],"logic":[16,50,122],"paths":[17,138],"due":[18],"random":[20,60],"variations,":[21],"and":[22,43,89,96,126],"evaluate":[23],"related":[25],"design":[26,119],"margin.":[27],"The":[28,83],"analysis":[29],"shows":[30],"that":[31,74],"popular":[33],"fan-out-of-4":[34],"metric":[35],"F04":[36],"can":[37],"capture":[38],"impact":[40,58,117],"technology":[42],"voltage":[44],"on":[45,62],"variations":[48,61],"paths.":[51],"Once":[52],"those":[53],"contributions":[54,109],"are":[55,75],"isolated,":[56],"standard":[63],"cells'":[64],"accounted":[67],"for":[68,130],"by":[69],"means":[70],"cell-specific":[72],"coefficients":[73],"evaluated":[76],"in":[77,110],"preliminary":[79],"library":[80],"characterization":[81],"phase.":[82],"very":[87],"general":[88],"applicable":[90],"from":[91,140,143],"sub-threshold":[92],"nominal":[94],"voltage,":[95],"provides":[97],"designer":[99],"with":[100,151],"deep":[102],"insight":[103],"into":[104],"main":[106],"path.":[112],"It":[113],"also":[114],"predicts":[115],"modifications":[120],"(e.g.,":[121],"restructuring,":[123],"cell":[124],"up-sizing),":[125],"well":[128],"suited":[129],"pencil-and-paper":[131],"calculations.":[132],"Case":[133],"studies":[134],"involving":[135],"three":[136],"critical":[137],"extracted":[139],"designs":[141],"ranging":[142],"microprocessors":[144],"specialized":[146],"hardware":[147],"show":[148],"adequate":[149],"accuracy,":[150],"error":[155],"being":[156],"typically":[157],"less":[158],"than":[159],"10%.":[160]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}