{"id":"https://openalex.org/W2757284601","doi":"https://doi.org/10.1109/iscas.2017.8050895","title":"Design of clock generation circuitry for high-speed subranging time-interleaved ADCs","display_name":"Design of clock generation circuitry for high-speed subranging time-interleaved ADCs","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2757284601","doi":"https://doi.org/10.1109/iscas.2017.8050895","mag":"2757284601"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051204131","display_name":"Seyed Alireza Zahrai","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seyed Alireza Zahrai","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, Boston, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, Boston, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076207628","display_name":"Nicolas Le Dortz","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nicolas Le Dortz","raw_affiliation_strings":["Analog Devices, Cambridge, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Analog Devices, Cambridge, USA","institution_ids":["https://openalex.org/I117023288"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082452997","display_name":"Marvin Onabajo","orcid":"https://orcid.org/0000-0002-6044-3693"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marvin Onabajo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, Boston, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, Boston, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7875,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.71120168,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.8132463693618774},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6551173329353333},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6386424899101257},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.598360538482666},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5635271668434143},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5300949215888977},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5167112350463867},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.514582097530365},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5069306492805481},{"id":"https://openalex.org/keywords/sample-and-hold","display_name":"Sample and hold","score":0.5061361193656921},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4908984303474426},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4651179313659668},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.44670236110687256},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44158482551574707},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.41594961285591125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21687474846839905},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20269814133644104},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.16708415746688843},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08665850758552551}],"concepts":[{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.8132463693618774},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6551173329353333},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6386424899101257},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.598360538482666},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5635271668434143},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5300949215888977},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5167112350463867},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.514582097530365},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5069306492805481},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.5061361193656921},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4908984303474426},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4651179313659668},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.44670236110687256},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44158482551574707},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.41594961285591125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21687474846839905},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20269814133644104},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.16708415746688843},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08665850758552551},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8100000023841858,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1644812844","https://openalex.org/W2015794844","https://openalex.org/W2099432139","https://openalex.org/W2104040946","https://openalex.org/W2113142084","https://openalex.org/W3099965092","https://openalex.org/W6636708712"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W4386968318","https://openalex.org/W2337711143","https://openalex.org/W3006003651","https://openalex.org/W2137310043","https://openalex.org/W2294981364","https://openalex.org/W2040807843","https://openalex.org/W2088914741","https://openalex.org/W2286776167","https://openalex.org/W2495024767"],"abstract_inverted_index":{"A":[0],"clock":[1,77,111,121,164,179],"generation":[2,79,122,165,180],"system":[3],"for":[4,18,29,51,56,105],"a":[5,30,52,57,136,195],"1GS/s":[6],"8-bit":[7],"subranging":[8],"time-interleaved":[9,19,39,58,115,147],"analog-to-digital":[10],"converter":[11,45],"(ADC)":[12],"is":[13,149],"introduced.":[14],"General":[15],"timing":[16,144],"considerations":[17],"ADCs":[20],"are":[21,88],"reviewed":[22],"prior":[23],"to":[24,67,102,205],"describing":[25],"the":[26,64,72,107,110,143,160,163,172,206],"design":[27,86],"methodology":[28],"prototype":[31],"ADC.":[32],"This":[33],"hybrid":[34,84,183],"ADC":[35,85,174,184],"architecture":[36],"contains":[37],"four":[38],"combined":[40],"sample-and-hold":[41,50],"and":[42,55,99,119,126,132,177,200],"capacitive":[43],"digital-to-analog":[44],"(SHDAC)":[46],"circuits":[47,123],"as":[48],"front-end":[49],"flash":[53],"stage":[54],"successive":[59],"approximation":[60],"stage,":[61],"which":[62,93],"minimizes":[63],"errors":[65],"due":[66],"sampling":[68,196],"time":[69],"mismatches":[70],"between":[71,146],"two":[73],"stages.":[74],"The":[75,117,139,182],"associated":[76],"signal":[78],"techniques":[80],"that":[81],"enable":[82],"this":[83,91],"approach":[87],"presented":[89],"in":[90,113,128],"paper,":[92],"range":[94],"from":[95,135],"particular":[96],"non-overlapping":[97],"clocks":[98],"extensive":[100],"buffering":[101],"synchronous":[103],"resetting":[104],"adjusting":[106],"order":[108],"of":[109,142,162,189,192,198],"signals":[112],"each":[114],"channel.":[116],"transistor-level":[118],"layout-level":[120],"were":[124,169],"designed":[125],"simulated":[127],"130nm":[129],"CMOS":[130],"technology,":[131],"consume":[133],"3.88mW":[134],"1.2V":[137],"supply.":[138],"standard":[140],"deviation":[141],"skews":[145],"channels":[148],"less":[150],"than":[151],"1ps":[152],"based":[153],"on":[154],"Monte":[155],"Carlo":[156],"simulations.":[157],"To":[158],"evaluate":[159],"feasibility":[161],"approach,":[166],"post-layout":[167],"simulations":[168],"conducted":[170],"with":[171,194],"interconnected":[173],"core":[175],"layout":[176],"routed":[178],"circuits.":[181],"achieved":[185],"an":[186,201],"effective":[187],"number":[188],"bits":[190],"(ENOB)":[191],"7.39":[193],"frequency":[197,203],"1GHz":[199],"input":[202],"close":[204],"Nyquist":[207],"rate.":[208]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}