{"id":"https://openalex.org/W2759389299","doi":"https://doi.org/10.1109/iscas.2017.8050794","title":"Test point insertion for RSFQ circuits","display_name":"Test point insertion for RSFQ circuits","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2759389299","doi":"https://doi.org/10.1109/iscas.2017.8050794","mag":"2759389299"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016279780","display_name":"Gleb Krylov","orcid":"https://orcid.org/0000-0002-3022-0368"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gleb Krylov","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016279780"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.51041791,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"26","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8837352991104126},{"id":"https://openalex.org/keywords/rapid-single-flux-quantum","display_name":"Rapid single flux quantum","score":0.6019649505615234},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5947792530059814},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5678591728210449},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5323313474655151},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5004496574401855},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.49802160263061523},{"id":"https://openalex.org/keywords/blocking","display_name":"Blocking (statistics)","score":0.4883427321910858},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45456862449645996},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4375261068344116},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.3162146210670471},{"id":"https://openalex.org/keywords/josephson-effect","display_name":"Josephson effect","score":0.2581709027290344},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25266432762145996},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21053701639175415},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1598498523235321},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13340485095977783},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1054888367652893},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1053352952003479}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8837352991104126},{"id":"https://openalex.org/C150206757","wikidata":"https://www.wikidata.org/wiki/Q7294230","display_name":"Rapid single flux quantum","level":4,"score":0.6019649505615234},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5947792530059814},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5678591728210449},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5323313474655151},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5004496574401855},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.49802160263061523},{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.4883427321910858},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45456862449645996},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4375261068344116},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.3162146210670471},{"id":"https://openalex.org/C12038964","wikidata":"https://www.wikidata.org/wiki/Q764228","display_name":"Josephson effect","level":3,"score":0.2581709027290344},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25266432762145996},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21053701639175415},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1598498523235321},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13340485095977783},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1054888367652893},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1053352952003479},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C54101563","wikidata":"https://www.wikidata.org/wiki/Q124131","display_name":"Superconductivity","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1576295179","https://openalex.org/W1964773178","https://openalex.org/W2034960331","https://openalex.org/W2047457200","https://openalex.org/W2063030408","https://openalex.org/W2066974842","https://openalex.org/W2074388361","https://openalex.org/W2098321626","https://openalex.org/W2111928029","https://openalex.org/W2119587409","https://openalex.org/W2119691242","https://openalex.org/W2123710705","https://openalex.org/W2127892766","https://openalex.org/W2137807823","https://openalex.org/W2573512078","https://openalex.org/W4246335999","https://openalex.org/W6662403423"],"related_works":["https://openalex.org/W3197334621","https://openalex.org/W2600625350","https://openalex.org/W2067946613","https://openalex.org/W3153896777","https://openalex.org/W814919649","https://openalex.org/W3147661792","https://openalex.org/W2759389299","https://openalex.org/W4379115633","https://openalex.org/W2900110073","https://openalex.org/W2122381297"],"abstract_inverted_index":{"A":[0],"test":[1],"point":[2,16],"insertion":[3,17],"technique":[4,64,81],"for":[5,92],"enhanced":[6],"testability":[7],"in":[8],"superconductive":[9],"RSFQ":[10],"logic":[11],"is":[12],"proposed":[13,63],"here.":[14],"Test":[15],"reduces":[18],"the":[19,29],"overhead":[20],"of":[21,28,95],"a":[22,48,77],"set/scan":[23],"chain":[24],"while":[25],"maintaining":[26],"most":[27],"functionality.":[30],"The":[31,41,62],"SFQ":[32,89,96],"multiplexers":[33,73],"are":[34,45,55],"replaced":[35,46],"with":[36,47],"mergers":[37],"and":[38,91],"blocking":[39,53],"gates.":[40],"multiplexer":[42],"control":[43],"signals":[44],"gated":[49],"clock":[50],"signal.":[51],"Clocked":[52],"gates":[54],"used":[56],"to":[57,72,76,85],"disable":[58],"undesired":[59],"data":[60],"input.":[61],"requires":[65],"35%":[66],"fewer":[67],"Josephson":[68],"junctions":[69],"as":[70],"compared":[71],"when":[74],"applied":[75],"64-bit":[78],"register.":[79],"This":[80],"can":[82],"be":[83],"utilized":[84],"evaluate":[86],"error":[87],"prone":[88],"circuits":[90],"built-in":[93],"self-test":[94],"compatible":[97],"memory":[98],"systems.":[99]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":6},{"year":2021,"cited_by_count":7},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}