{"id":"https://openalex.org/W2759935354","doi":"https://doi.org/10.1109/iscas.2017.8050782","title":"A high performance Full Adder based on Ballistic Deflection Transistor technology","display_name":"A high performance Full Adder based on Ballistic Deflection Transistor technology","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2759935354","doi":"https://doi.org/10.1109/iscas.2017.8050782","mag":"2759935354"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047069951","display_name":"Poorna Marthi","orcid":"https://orcid.org/0000-0002-7379-2702"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Poorna Marthi","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Massachusetts Lowell, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025681400","display_name":"Nazir Hossain","orcid":"https://orcid.org/0000-0002-6703-4075"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nazir Hossain","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Massachusetts Lowell, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100332033","display_name":"Huan Wang","orcid":"https://orcid.org/0000-0003-0634-0746"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huan Wang","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Massachusetts Lowell, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053247245","display_name":"J.\u2010F. Millithaler","orcid":"https://orcid.org/0000-0002-5488-4601"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jean-Francois Millithaler","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Massachusetts Lowell, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Margala","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Massachusetts Lowell, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Massachusetts Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008345935","display_name":"I. \u00cd\u00f1iguez-de-la-Torre","orcid":"https://orcid.org/0000-0002-2059-0955"},"institutions":[{"id":"https://openalex.org/I184999862","display_name":"Universidad de Salamanca","ror":"https://ror.org/02f40zc51","country_code":"ES","type":"education","lineage":["https://openalex.org/I184999862"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ignacio Iniguez-de-la-Torre","raw_affiliation_strings":["Department of Applied Physics, University of Salamanca, Salamanca, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Applied Physics, University of Salamanca, Salamanca, Spain","institution_ids":["https://openalex.org/I184999862"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010605777","display_name":"J. Mateos","orcid":"https://orcid.org/0000-0003-4041-7145"},"institutions":[{"id":"https://openalex.org/I184999862","display_name":"Universidad de Salamanca","ror":"https://ror.org/02f40zc51","country_code":"ES","type":"education","lineage":["https://openalex.org/I184999862"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Javier Mateos","raw_affiliation_strings":["Department of Applied Physics, University of Salamanca, Salamanca, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Applied Physics, University of Salamanca, Salamanca, Spain","institution_ids":["https://openalex.org/I184999862"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103270397","display_name":"T. Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-3706-3211"},"institutions":[{"id":"https://openalex.org/I184999862","display_name":"Universidad de Salamanca","ror":"https://ror.org/02f40zc51","country_code":"ES","type":"education","lineage":["https://openalex.org/I184999862"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Tomas Gonzalez","raw_affiliation_strings":["Department of Applied Physics, University of Salamanca, Salamanca, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Applied Physics, University of Salamanca, Salamanca, Spain","institution_ids":["https://openalex.org/I184999862"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5047069951"],"corresponding_institution_ids":["https://openalex.org/I133738476"],"apc_list":null,"apc_paid":null,"fwci":0.1829,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57052568,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"193","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10022","display_name":"Semiconductor Quantum Structures and Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10022","display_name":"Semiconductor Quantum Structures and Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.921844482421875},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6715220808982849},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5872899889945984},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5702612400054932},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5632510185241699},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5548353791236877},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5380321145057678},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.48654523491859436},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4554535746574402},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.343915194272995},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.26627734303474426},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26325541734695435},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25142812728881836},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14878258109092712},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1226467490196228}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.921844482421875},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6715220808982849},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5872899889945984},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5702612400054932},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5632510185241699},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5548353791236877},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5380321145057678},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.48654523491859436},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4554535746574402},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.343915194272995},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.26627734303474426},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26325541734695435},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25142812728881836},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14878258109092712},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1226467490196228}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1967278418","https://openalex.org/W1973499640","https://openalex.org/W1985254887","https://openalex.org/W1985276474","https://openalex.org/W1999993549","https://openalex.org/W2001564916","https://openalex.org/W2031701105","https://openalex.org/W2042750613","https://openalex.org/W2090036738","https://openalex.org/W2095878772","https://openalex.org/W2107150574","https://openalex.org/W2129923188","https://openalex.org/W2130440338","https://openalex.org/W2216677133","https://openalex.org/W2307489758","https://openalex.org/W2515637811","https://openalex.org/W2516249931","https://openalex.org/W2526263830","https://openalex.org/W6679240366"],"related_works":["https://openalex.org/W4312097652","https://openalex.org/W3165307257","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W4226211266","https://openalex.org/W2991151827","https://openalex.org/W2130440338","https://openalex.org/W1574518580","https://openalex.org/W2791832526","https://openalex.org/W2161229876"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,18,79],"1-bit":[6],"Full":[7],"Adder":[8,62],"circuit":[9,43],"built":[10],"with":[11,99],"Ballistic":[12],"Deflection":[13],"Transistors":[14],"(BDT).":[15],"BDT":[16,32,48,80],"is":[17,44],"disruptive":[19],"technology":[20],"based":[21],"on":[22,113],"AlGaAs/InGaAs":[23],"heterostructure.":[24],"Different":[25],"combinational":[26],"circuits":[27],"were":[28,97],"successfully":[29],"realized":[30],"using":[31],"NAND":[33,81],"gate":[34],"and":[35,50,66,71,92],"General":[36],"Purpose":[37],"Gate":[38],"(GPG)":[39],"structures.":[40],"The":[41,60],"developed":[42],"an":[45],"extension":[46],"of":[47,54,64,78,85,106,121],"GPG":[49],"different":[51],"from":[52],"that":[53],"the":[55,93,104,107,118,122],"previously":[56],"implemented":[57],"adder":[58],"circuit.":[59,109],"proposed":[61,108,123],"consists":[63,84],"Sum":[65],"Carryout":[67],"structures,":[68],"comprising":[69],"seven":[70],"five":[72],"BDTs,":[73,88],"respectively.":[74],"Monte":[75],"Carlo":[76],"modeling":[77],"Gate,":[82],"which":[83],"associating":[86],"two":[87],"has":[89],"been":[90],"performed":[91,112],"obtained":[94],"I-V":[95],"characteristics":[96],"integrated":[98],"Verilog":[100],"AMS":[101],"to":[102],"investigate":[103],"feasibility":[105],"Simulation":[110],"results":[111],"Cadence":[114],"Spectre":[115],"simulator":[116],"indicate":[117],"correct":[119],"functionality":[120],"full":[124],"adder.":[125]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}