{"id":"https://openalex.org/W2758612814","doi":"https://doi.org/10.1109/iscas.2017.8050781","title":"Exploring logic architectures suitable for TFETs devices","display_name":"Exploring logic architectures suitable for TFETs devices","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2758612814","doi":"https://doi.org/10.1109/iscas.2017.8050781","mag":"2758612814"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10261/155909","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101455624","display_name":"Juan N\u00fa\u00f1ez","orcid":"https://orcid.org/0000-0002-0279-9472"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Nunez","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031060766","display_name":"M.J. Avedillo","orcid":"https://orcid.org/0000-0002-8345-8441"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Maria J. Avedillo","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1462,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52295092,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8222110271453857},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6008177399635315},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.5913561582565308},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5735097527503967},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5419226288795471},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5351062417030334},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5263796448707581},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.517707109451294},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5120275616645813},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.4865318834781647},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48288869857788086},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4761478900909424},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.46973928809165955},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.45020759105682373},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42735517024993896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28400570154190063},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.15460386872291565},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12345755100250244}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8222110271453857},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6008177399635315},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.5913561582565308},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5735097527503967},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5419226288795471},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5351062417030334},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5263796448707581},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.517707109451294},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5120275616645813},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.4865318834781647},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48288869857788086},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4761478900909424},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.46973928809165955},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.45020759105682373},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42735517024993896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28400570154190063},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.15460386872291565},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12345755100250244},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2017.8050781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:digital.csic.es:10261/155909","is_oa":true,"landing_page_url":"http://hdl.handle.net/10261/155909","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Comunicaci\u00f3n de congreso"},{"id":"pmh:oai:idus.us.es:11441/73984","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/73984","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:digital.csic.es:10261/155909","is_oa":true,"landing_page_url":"http://hdl.handle.net/10261/155909","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Comunicaci\u00f3n de congreso"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1965218662","https://openalex.org/W2027701199","https://openalex.org/W2028174794","https://openalex.org/W2032197740","https://openalex.org/W2040475153","https://openalex.org/W2062632887","https://openalex.org/W2064769135","https://openalex.org/W2071221074","https://openalex.org/W2075586275","https://openalex.org/W2093950219","https://openalex.org/W2108880814","https://openalex.org/W2159868837","https://openalex.org/W2192681950","https://openalex.org/W2509214963","https://openalex.org/W2510528942","https://openalex.org/W2533098220","https://openalex.org/W2581865712","https://openalex.org/W4231727700","https://openalex.org/W4256153186","https://openalex.org/W6676056936","https://openalex.org/W6725286647"],"related_works":["https://openalex.org/W3023368799","https://openalex.org/W2159448561","https://openalex.org/W2114346412","https://openalex.org/W2370671356","https://openalex.org/W2386307122","https://openalex.org/W2891293030","https://openalex.org/W1948744433","https://openalex.org/W2165090310","https://openalex.org/W2096399015","https://openalex.org/W1587922267"],"abstract_inverted_index":{"Tunnel":[0],"transistors":[1],"are":[2,29,79,117,137],"steep":[3],"subthreshold":[4],"slope":[5],"devices":[6],"suitable":[7],"for":[8,31,69],"low":[9,43],"voltage":[10,59],"operation":[11],"so":[12,61],"being":[13,64],"potential":[14],"candidates":[15],"to":[16,66,103,134],"overcome":[17],"the":[18,95,108,125,131],"power":[19,142],"density":[20],"and":[21,60,119],"energy":[22],"inefficiency":[23],"limitations":[24],"of":[25,107,111],"CMOS":[26,41,54],"technology,":[27],"which":[28,135],"critical":[30],"IoT":[32],"development.":[33],"Although":[34],"they":[35,62],"show":[36],"higher":[37],"ON":[38],"currents":[39],"than":[40],"at":[42,55,144],"supply":[44,58],"voltages,":[45],"currently":[46],"TFETs":[47,136],"do":[48],"not":[49,80],"reach":[50],"those":[51],"exhibited":[52],"by":[53],"its":[56],"nominal":[57],"have":[63],"identified":[65],"be":[67,99],"competitive":[68,138],"moderate":[70],"operating":[71],"frequencies.":[72,146],"However,":[73],"in":[74,101,129,140],"many":[75],"cases,":[76],"architectural":[77],"choices":[78],"taken":[81],"into":[82],"account":[83],"when":[84],"benchmarking":[85],"them":[86],"against":[87],"CMOS.":[88],"In":[89],"this":[90],"paper":[91],"we":[92],"claim":[93],"that":[94],"logic":[96,126],"architecture":[97,127],"should":[98],"selected":[100],"order":[102],"take":[104],"full":[105],"advantage":[106],"specific":[109],"characteristics":[110],"these":[112],"devices.":[113],"Widely":[114],"used":[115],"circuits":[116],"designed":[118],"evaluated":[120],"showing":[121],"how":[122],"properly":[123],"tuning":[124],"results":[128],"raising":[130],"frequency":[132],"up":[133],"or":[139],"increasing":[141],"savings":[143],"lower":[145]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}