{"id":"https://openalex.org/W2757257317","doi":"https://doi.org/10.1109/iscas.2017.8050757","title":"CMOS current-mode PWL implementation using MAX and MIN operators","display_name":"CMOS current-mode PWL implementation using MAX and MIN operators","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2757257317","doi":"https://doi.org/10.1109/iscas.2017.8050757","mag":"2757257317"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069645566","display_name":"O. J. Cinco-Izquierdo","orcid":"https://orcid.org/0000-0002-5241-3400"},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"O. J. Cinco-Izquierdo","raw_affiliation_strings":["Electronics Department, \u00d3ptica y Electr\u00f3nica (INAOE) Tonantzintla, Puebla, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Department, \u00d3ptica y Electr\u00f3nica (INAOE) Tonantzintla, Puebla, Mexico","institution_ids":["https://openalex.org/I39824353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025165034","display_name":"M.T. Sanz","orcid":"https://orcid.org/0000-0002-5820-7608"},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"M. T. Sanz-Pascual","raw_affiliation_strings":["Electronics Department, \u00d3ptica y Electr\u00f3nica (INAOE) Tonantzintla, Puebla, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Department, \u00d3ptica y Electr\u00f3nica (INAOE) Tonantzintla, Puebla, Mexico","institution_ids":["https://openalex.org/I39824353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100614402","display_name":"Luis Hern\u00e1ndez","orcid":"https://orcid.org/0000-0002-0433-2032"},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"L. Hernandez","raw_affiliation_strings":["Electronics Department, \u00d3ptica y Electr\u00f3nica (INAOE) Tonantzintla, Puebla, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Department, \u00d3ptica y Electr\u00f3nica (INAOE) Tonantzintla, Puebla, Mexico","institution_ids":["https://openalex.org/I39824353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031463119","display_name":"Carlos A. De La Cruz\u2010Blas","orcid":"https://orcid.org/0000-0002-4136-5079"},"institutions":[{"id":"https://openalex.org/I175051016","display_name":"Universidad P\u00fablica de Navarra (UPNA)","ror":"https://ror.org/02z0cah89","country_code":"ES","type":"education","lineage":["https://openalex.org/I175051016"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"C. A. de la Cruz-Blas","raw_affiliation_strings":["Universidad Publica de Navarra, Pamplona, Navarra, ES"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Publica de Navarra, Pamplona, Navarra, ES","institution_ids":["https://openalex.org/I175051016"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1313,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.49559864,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.8091192841529846},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7100788950920105},{"id":"https://openalex.org/keywords/piecewise-linear-function","display_name":"Piecewise linear function","score":0.6322019100189209},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6316633224487305},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5908838510513306},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5872567296028137},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46280235052108765},{"id":"https://openalex.org/keywords/piecewise","display_name":"Piecewise","score":0.4434361457824707},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35708922147750854},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22628584504127502},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18988656997680664},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17455080151557922}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.8091192841529846},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7100788950920105},{"id":"https://openalex.org/C17095337","wikidata":"https://www.wikidata.org/wiki/Q2375229","display_name":"Piecewise linear function","level":2,"score":0.6322019100189209},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6316633224487305},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5908838510513306},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5872567296028137},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46280235052108765},{"id":"https://openalex.org/C164660894","wikidata":"https://www.wikidata.org/wiki/Q2037833","display_name":"Piecewise","level":2,"score":0.4434361457824707},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35708922147750854},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22628584504127502},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18988656997680664},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17455080151557922},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1578739181","https://openalex.org/W2049147463","https://openalex.org/W2049898457","https://openalex.org/W2137138983","https://openalex.org/W2150350026","https://openalex.org/W2151951796","https://openalex.org/W2172820510","https://openalex.org/W2590718101"],"related_works":["https://openalex.org/W2389800961","https://openalex.org/W2133947431","https://openalex.org/W3182827720","https://openalex.org/W1596838019","https://openalex.org/W1995389502","https://openalex.org/W2490196280","https://openalex.org/W3208509670","https://openalex.org/W2100864966","https://openalex.org/W2109304297","https://openalex.org/W2083709218"],"abstract_inverted_index":{"In":[0],"this":[1],"manuscript":[2],"a":[3,46],"novel":[4],"current-mode":[5],"technique":[6],"to":[7,82],"implement":[8],"generic":[9],"Piecewise-Linear":[10],"(PWL)":[11],"functions":[12],"is":[13,22,57],"presented.":[14],"The":[15,40],"main":[16],"characteristic":[17],"of":[18],"the":[19],"proposed":[20,41],"circuits":[21,42],"that":[23],"errors":[24],"are":[25,34,43],"not":[26],"accumulated":[27],"by":[28,73],"adding":[29],"linear":[30],"segments;":[31],"instead":[32],"they":[33],"local,":[35],"providing":[36],"more":[37],"robust":[38],"designs.":[39],"designed":[44],"in":[45],"standard":[47],"0.18\u03bcm":[48],"CMOS":[49],"process":[50],"with":[51],"1.8V":[52],"power":[53],"supply.":[54],"Their":[55],"operation":[56],"based":[58],"on":[59],"high":[60],"precision":[61],"current":[62],"mirrors,":[63],"Winner-Take-All":[64],"(WTA)":[65],"and":[66,77],"Loser-Take-All":[67],"(LTA)":[68],"architectures.":[69],"Robustness":[70],"was":[71],"verified":[72],"Monte":[74],"Carlo":[75],"analysis":[76],"temperature":[78],"variations":[79],"from":[80],"\u201440\u00b0C":[81],"80\u00b0C.":[83]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}