{"id":"https://openalex.org/W2760312201","doi":"https://doi.org/10.1109/iscas.2017.8050702","title":"High-throughput HEVC intrapicture prediction hardware design targeting UHD 8K videos","display_name":"High-throughput HEVC intrapicture prediction hardware design targeting UHD 8K videos","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2760312201","doi":"https://doi.org/10.1109/iscas.2017.8050702","mag":"2760312201"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050702","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050702","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003941120","display_name":"Marcel Corr\u00eaa","orcid":"https://orcid.org/0000-0001-9924-2859"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcel Correa","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057414253","display_name":"Bruno Zatt","orcid":"https://orcid.org/0000-0002-8045-957X"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Bruno Zatt","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081630912","display_name":"Marcelo Porto","orcid":"https://orcid.org/0000-0003-3827-3023"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Porto","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070735330","display_name":"Luciano Agostini","orcid":"https://orcid.org/0000-0002-3421-5830"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano Agostini","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7902743816375732},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.666226863861084},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.5959652066230774},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5934755802154541},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.5849325656890869},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5075300931930542},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.459332138299942},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4359278082847595},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43342331051826477},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.42033326625823975},{"id":"https://openalex.org/keywords/block-size","display_name":"Block size","score":0.41969138383865356},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3223872184753418},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.22863700985908508},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.19014739990234375},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.16113799810409546},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.11549285054206848},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0986572802066803}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7902743816375732},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.666226863861084},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.5959652066230774},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5934755802154541},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.5849325656890869},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5075300931930542},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.459332138299942},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4359278082847595},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43342331051826477},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.42033326625823975},{"id":"https://openalex.org/C41431624","wikidata":"https://www.wikidata.org/wiki/Q1053357","display_name":"Block size","level":3,"score":0.41969138383865356},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3223872184753418},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.22863700985908508},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.19014739990234375},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.16113799810409546},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.11549285054206848},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0986572802066803},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050702","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050702","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320322502","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","ror":"https://ror.org/05k49za97"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W186766104","https://openalex.org/W1603895355","https://openalex.org/W2028340767","https://openalex.org/W2045960232","https://openalex.org/W2060800149","https://openalex.org/W2078372538","https://openalex.org/W2081210598","https://openalex.org/W2146395539","https://openalex.org/W2153824199","https://openalex.org/W2488097972","https://openalex.org/W2516621774"],"related_works":["https://openalex.org/W4383503138","https://openalex.org/W3131592046","https://openalex.org/W2010977501","https://openalex.org/W2009779270","https://openalex.org/W4210705982","https://openalex.org/W2106775306","https://openalex.org/W2168337788","https://openalex.org/W3214999411","https://openalex.org/W3170442433","https://openalex.org/W2965577915"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,56,72,84],"high-throughput":[4],"hardware":[5,48],"architecture":[6],"for":[7],"the":[8,13,53,65,76],"HEVC":[9],"intrapicture":[10],"prediction":[11,32],"targeting":[12,71],"processing":[14],"of":[15,55,74,91],"UHD":[16],"8K":[17],"(7680\u00d74320":[18],"pixels)":[19],"videos":[20],"at":[21,52],"120":[22],"frames":[23],"per":[24],"second.":[25],"The":[26],"proposed":[27,77],"design":[28,78],"supports":[29],"all":[30,35],"intra":[31],"modes":[33],"and":[34,82,87,93],"block":[36],"sizes.":[37],"It":[38],"implements":[39],"an":[40,88],"internal":[41],"mode":[42],"decision":[43],"algorithm":[44],"that":[45],"is":[46],"more":[47],"friendly":[49],"than":[50],"RMD":[51],"cost":[54],"negligible":[57],"0.17%":[58],"BD-rate":[59],"impact":[60],"(intra-only).":[61],"When":[62],"synthesized":[63],"to":[64],"NanGate":[66],"45nm":[67],"0.95v":[68],"cell":[69],"library":[70],"frequency":[73],"529MHz,":[75],"used":[79],"4952K":[80],"gates":[81],"showed":[83],"power":[85],"dissipation":[86],"energy":[89],"efficiency":[90],"363mW":[92],"32.02pJ/sample":[94],"respectively.":[95]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}