{"id":"https://openalex.org/W2756808819","doi":"https://doi.org/10.1109/iscas.2017.8050696","title":"25-Gb/s clock and data recovery IC using latch-load combined with CML buffer circuit for delay generation with 65-nm CMOS","display_name":"25-Gb/s clock and data recovery IC using latch-load combined with CML buffer circuit for delay generation with 65-nm CMOS","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2756808819","doi":"https://doi.org/10.1109/iscas.2017.8050696","mag":"2756808819"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050696","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000095823","display_name":"Tomonori Tanaka","orcid":null},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tomonori Tanaka","raw_affiliation_strings":["University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan"],"affiliations":[{"raw_affiliation_string":"University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064079501","display_name":"Kosuke Furuichi","orcid":null},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kosuke Furuichi","raw_affiliation_strings":["University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan"],"affiliations":[{"raw_affiliation_string":"University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102251699","display_name":"Hiromu Uemura","orcid":null},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiromu Uemura","raw_affiliation_strings":["University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan"],"affiliations":[{"raw_affiliation_string":"University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075811902","display_name":"Ryosuke Noguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryosuke Noguchi","raw_affiliation_strings":["University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan"],"affiliations":[{"raw_affiliation_string":"University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019271050","display_name":"Natsuyuki Koda","orcid":null},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Natsuyuki Koda","raw_affiliation_strings":["University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan"],"affiliations":[{"raw_affiliation_string":"University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063332430","display_name":"Koki Arauchi","orcid":null},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koki Arauchi","raw_affiliation_strings":["University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan"],"affiliations":[{"raw_affiliation_string":"University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059848283","display_name":"Daichi Omoto","orcid":null},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Daichi Omoto","raw_affiliation_strings":["University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan"],"affiliations":[{"raw_affiliation_string":"University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058482260","display_name":"Hiromi Inaba","orcid":null},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiromi Inaba","raw_affiliation_strings":["University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan"],"affiliations":[{"raw_affiliation_string":"University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022381888","display_name":"Keiji Kishine","orcid":"https://orcid.org/0000-0003-3213-6650"},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keiji Kishine","raw_affiliation_strings":["University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan"],"affiliations":[{"raw_affiliation_string":"University of Shiga Prefecture 2500, Hikone Hassaka, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102258855","display_name":"Shinsuke Nakano","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinsuke Nakano","raw_affiliation_strings":["NTT Device Technology Labs, NTT Corporation, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Device Technology Labs, NTT Corporation, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103460428","display_name":"Masafumi Nogawa","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masafumi Nogawa","raw_affiliation_strings":["NTT Device Technology Labs, NTT Corporation, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Device Technology Labs, NTT Corporation, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015690849","display_name":"Hideyuki Nosaka","orcid":"https://orcid.org/0000-0002-3994-0118"},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideyuki Nosaka","raw_affiliation_strings":["NTT Device Technology Labs, NTT Corporation, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Device Technology Labs, NTT Corporation, Japan","institution_ids":["https://openalex.org/I2251713219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5000095823"],"corresponding_institution_ids":["https://openalex.org/I139159150"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.59742473,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6622475981712341},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.6164630651473999},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.49458619952201843},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4778696894645691},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4503827691078186},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43153107166290283},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.42413198947906494},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4011850357055664},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39803346991539},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3023751974105835},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1888667345046997}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6622475981712341},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.6164630651473999},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.49458619952201843},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4778696894645691},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4503827691078186},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43153107166290283},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.42413198947906494},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4011850357055664},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39803346991539},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3023751974105835},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1888667345046997}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050696","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W2075729875","https://openalex.org/W2117324799","https://openalex.org/W2563314272","https://openalex.org/W2563343152","https://openalex.org/W6633800908","https://openalex.org/W6669165998"],"related_works":["https://openalex.org/W2384756109","https://openalex.org/W364924225","https://openalex.org/W4386292891","https://openalex.org/W2237508561","https://openalex.org/W4312516786","https://openalex.org/W142020038","https://openalex.org/W1993985975","https://openalex.org/W2373248727","https://openalex.org/W2377749234","https://openalex.org/W2078264798"],"abstract_inverted_index":{"A":[0],"25-Gb/s":[1,83],"half-rate":[2,84,106],"clock":[3],"and":[4,118],"data":[5],"recovery":[6],"(CDR)":[7],"IC":[8,86],"using":[9],"a":[10,17,42,48,55,82],"current-mode":[11],"logic":[12],"(CML)":[13],"buffer":[14,44],"circuit":[15,20,35,98,108],"with":[16,41,87],"latch":[18],"load":[19],"for":[21,36,64,111],"delay":[22,37,51,65],"generation":[23,38,66],"is":[24,39,99,115,125],"presented.":[25],"To":[26,72],"achieve":[27],"low-power":[28],"operation":[29],"of":[30,60,76,95,103],"the":[31,33,58,61,69,74,77,88,96,104,112,119],"CDR,":[32],"latch-load":[34],"combined":[40],"CML":[43,62],"circuit,":[45],"which":[46],"provides":[47],"wide":[49],"controllable":[50],"range.":[52],"This":[53],"enable":[54],"reduction":[56],"in":[57,68],"number":[59],"circuits":[63,114],"used":[67],"CDR":[70,85,107],"IC.":[71],"confirm":[73],"validity":[75],"proposed":[78,97],"method,":[79],"we":[80],"fabricated":[81],"65-nm":[89],"CMOS":[90],"process.":[91],"The":[92,109],"power":[93,120],"consumption":[94,121],"around":[100],"half":[101],"that":[102],"conventional":[105],"area":[110],"core":[113],"0.09":[116],"mm2,":[117],"without":[122],"output":[123],"buffers":[124],"96mW.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}