{"id":"https://openalex.org/W2758150969","doi":"https://doi.org/10.1109/iscas.2017.8050582","title":"Semianalytical model for high speed analysis of all-digital PLL clock-generating networks","display_name":"Semianalytical model for high speed analysis of all-digital PLL clock-generating networks","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2758150969","doi":"https://doi.org/10.1109/iscas.2017.8050582","mag":"2758150969"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10197/9824","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031376924","display_name":"Eugene Koskin","orcid":"https://orcid.org/0000-0002-4253-0312"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Eugene Koskin","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","UCD - University College Dublin [Dublin] (Belfield, Dublin 4 - Ireland)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"UCD - University College Dublin [Dublin] (Belfield, Dublin 4 - Ireland)","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032777255","display_name":"Dimitri Galayko","orcid":"https://orcid.org/0000-0002-7056-7489"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Dimitri Galayko","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074660128","display_name":"Orla Feely","orcid":"https://orcid.org/0000-0003-3426-6854"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Orla Feely","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","UCD - University College Dublin [Dublin] (Belfield, Dublin 4 - Ireland)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"UCD - University College Dublin [Dublin] (Belfield, Dublin 4 - Ireland)","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001003834","display_name":"Elena Blokhina","orcid":"https://orcid.org/0000-0002-4164-4350"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I51101395","display_name":"Universit\u00e9 Paris 1 Panth\u00e9on-Sorbonne","ror":"https://ror.org/002t25c44","country_code":"FR","type":"education","lineage":["https://openalex.org/I51101395"]}],"countries":["FR","IE"],"is_corresponding":false,"raw_author_name":"Elena Blokhina","raw_affiliation_strings":["LIP6 Lab, UPMC Sorbonne Universit\u00e9s, Paris Cedex 05, France","UCD - University College Dublin [Dublin] (Belfield, Dublin 4 - Ireland)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Lab, UPMC Sorbonne Universit\u00e9s, Paris Cedex 05, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I51101395"]},{"raw_affiliation_string":"UCD - University College Dublin [Dublin] (Belfield, Dublin 4 - Ireland)","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4386,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66287985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7653248906135559},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.618208646774292},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5699505805969238},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.566286027431488},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5224134922027588},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.46478840708732605},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4513676166534424},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3671885132789612},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.20263636112213135},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19506436586380005},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1499043107032776},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12969177961349487},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08445149660110474}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7653248906135559},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.618208646774292},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5699505805969238},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.566286027431488},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5224134922027588},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.46478840708732605},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4513676166534424},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3671885132789612},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.20263636112213135},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19506436586380005},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1499043107032776},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12969177961349487},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08445149660110474},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2017.8050582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:researchrepository.ucd.ie:10197/9824","is_oa":true,"landing_page_url":"http://hdl.handle.net/10197/9824","pdf_url":"http://hdl.handle.net/10197/9824","source":{"id":"https://openalex.org/S4306402280","display_name":"Research Repository UCD (University College Dublin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100930933","host_organization_name":"University College Dublin","host_organization_lineage":["https://openalex.org/I100930933"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Publication"},{"id":"pmh:oai:HAL:hal-04031095v1","is_oa":false,"landing_page_url":"https://hal.science/hal-04031095","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS), May 2017, Baltimore, United States. pp.1-4, ⟨10.1109/ISCAS.2017.8050582⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:researchrepository.ucd.ie:10197/9824","is_oa":true,"landing_page_url":"http://hdl.handle.net/10197/9824","pdf_url":"http://hdl.handle.net/10197/9824","source":{"id":"https://openalex.org/S4306402280","display_name":"Research Repository UCD (University College Dublin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100930933","host_organization_name":"University College Dublin","host_organization_lineage":["https://openalex.org/I100930933"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Publication"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320847","display_name":"Science Foundation Ireland","ror":"https://ror.org/0271asj38"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W2758150969.pdf"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W1505073236","https://openalex.org/W2008240724","https://openalex.org/W2017720909","https://openalex.org/W2026006738","https://openalex.org/W2104502229","https://openalex.org/W2111991111","https://openalex.org/W2118232269","https://openalex.org/W2137807823","https://openalex.org/W2154332266","https://openalex.org/W2166973684","https://openalex.org/W2547192377","https://openalex.org/W2753327552","https://openalex.org/W4240491620","https://openalex.org/W6652467747","https://openalex.org/W6728941046"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2097523295","https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W984417604","https://openalex.org/W2967785526","https://openalex.org/W2908000842","https://openalex.org/W2065391525","https://openalex.org/W2113001378","https://openalex.org/W2353997301"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"the":[5],"model":[6],"of":[7,11,28,31,44,54,64],"a":[8,26,29,45,58,65],"network":[9],"consisting":[10],"All-Digital":[12,68],"Phase-Locked":[13,69],"Loop":[14,70],"Network":[15,48],"in":[16],"application":[17],"to":[18,39],"Clock-Generating":[19],"Systems.":[20],"The":[21,52],"method":[22],"is":[23],"based":[24],"on":[25,49],"solution":[27],"system":[30],"non-linear":[32],"finite-difference":[33],"stochastic":[34],"equations":[35],"and":[36],"allows":[37],"us":[38],"perform":[40],"high":[41],"speed":[42],"simulations":[43],"distributed":[46],"Clock":[47],"arbitrary":[50],"topology.":[51],"result":[53],"our":[55],"analysis":[56],"show":[57],"good":[59],"agreement":[60],"with":[61],"experimental":[62],"measurements":[63],"65nm":[66],"CMOS":[67],"Network.":[71]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}