{"id":"https://openalex.org/W2759367571","doi":"https://doi.org/10.1109/iscas.2017.8050479","title":"A design-oriented approach for modeling integrators non-idealities in discrete-time sigma-delta modulators","display_name":"A design-oriented approach for modeling integrators non-idealities in discrete-time sigma-delta modulators","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2759367571","doi":"https://doi.org/10.1109/iscas.2017.8050479","mag":"2759367571"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050479","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064650256","display_name":"Anthony Baltolu","orcid":"https://orcid.org/0000-0002-7160-6769"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Baltolu","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux, Bordeaux, France","Product Line Mobile Audio Solutions, NXP Semiconductors, Sophia-Antipolis, France","IMS Laboratory, University of Bordeaux,Bordeaux,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, Bordeaux, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"Product Line Mobile Audio Solutions, NXP Semiconductors, Sophia-Antipolis, France","institution_ids":[]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux,Bordeaux,France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057940221","display_name":"J.B. B\u00e9gueret","orcid":"https://orcid.org/0000-0003-3245-4640"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J.B. Begueret","raw_affiliation_strings":["Communaute d'Universites et Etablissements d'Aquitaine, Bordeaux, Aquitaine, FR","IMS Laboratory, University of Bordeaux,Bordeaux,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communaute d'Universites et Etablissements d'Aquitaine, Bordeaux, Aquitaine, FR","institution_ids":[]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux,Bordeaux,France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024289372","display_name":"Dominique Dallet","orcid":"https://orcid.org/0000-0002-7616-7099"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. Dallet","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux, Bordeaux, France","IMS Laboratory, University of Bordeaux,Bordeaux,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, Bordeaux, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux,Bordeaux,France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064650256","display_name":"Anthony Baltolu","orcid":"https://orcid.org/0000-0002-7160-6769"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Baltolu","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux, Bordeaux, France","Product Line Mobile Audio Solutions, NXP Semiconductors, Sophia-Antipolis, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, Bordeaux, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"Product Line Mobile Audio Solutions, NXP Semiconductors, Sophia-Antipolis, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010943947","display_name":"F. Chalet","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Chalet","raw_affiliation_strings":["Product Line Mobile Audio Solutions, NXP Semiconductors, Sophia-Antipolis, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Product Line Mobile Audio Solutions, NXP Semiconductors, Sophia-Antipolis, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.8840141296386719},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.7292467951774597},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6219800710678101},{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.5849367380142212},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4931935667991638},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46712949872016907},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3676885962486267},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31038665771484375},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20508435368537903},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19657951593399048},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07079631090164185}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.8840141296386719},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.7292467951774597},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6219800710678101},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.5849367380142212},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4931935667991638},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46712949872016907},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3676885962486267},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31038665771484375},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20508435368537903},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19657951593399048},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07079631090164185},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050479","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1548957621","https://openalex.org/W1857383444","https://openalex.org/W1925461521","https://openalex.org/W2184277408"],"related_works":["https://openalex.org/W1976391040","https://openalex.org/W2913428688","https://openalex.org/W2157118673","https://openalex.org/W2016777110","https://openalex.org/W1624221390","https://openalex.org/W3097708393","https://openalex.org/W2787909680","https://openalex.org/W2099715640","https://openalex.org/W1580114010","https://openalex.org/W574432569"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,45],"new":[4],"way":[5],"of":[6,48],"modeling":[7],"the":[8,23],"integrators":[9],"non-idealities":[10],"for":[11],"high-level":[12],"sigma-delta":[13],"modulator":[14,36],"models.":[15],"In":[16],"this":[17],"way,":[18],"designers":[19],"can":[20],"correlate":[21],"directly":[22],"integrator":[24],"specifications":[25],"like":[26],"finite":[27],"DC":[28],"gain,":[29],"Gain-Bandwidth":[30],"product":[31],"and":[32],"Slew":[33],"Rate":[34],"with":[35],"performances":[37],"(SNR,":[38],"SNDR).":[39],"Taking":[40],"into":[41],"account":[42],"capacitive":[43],"effects,":[44],"high":[46],"degree":[47],"accuracy":[49],"is":[50,53],"obtained":[51],"which":[52],"verified":[54],"by":[55],"transistor":[56],"level":[57],"simulation":[58],"results.":[59]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}