{"id":"https://openalex.org/W2757146609","doi":"https://doi.org/10.1109/iscas.2017.8050431","title":"Design of a digital IP for 3D-IC die-to-die clock synchronization","display_name":"Design of a digital IP for 3D-IC die-to-die clock synchronization","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2757146609","doi":"https://doi.org/10.1109/iscas.2017.8050431","mag":"2757146609"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036369307","display_name":"Mehdi Sadi","orcid":"https://orcid.org/0000-0002-0468-7810"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]},{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehdi Sadi","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Florida, Gainesville, USA","GLOBALFOUNDRIES, Malta, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"GLOBALFOUNDRIES, Malta, NY, USA","institution_ids":["https://openalex.org/I35662394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016961561","display_name":"Sukeshwar Kannan","orcid":"https://orcid.org/0000-0003-4107-2126"},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sukeshwar Kannan","raw_affiliation_strings":["GLOBALFOUNDRIES, Malta, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GLOBALFOUNDRIES, Malta, NY, USA","institution_ids":["https://openalex.org/I35662394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021276966","display_name":"Luke England","orcid":null},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luke England","raw_affiliation_strings":["GLOBALFOUNDRIES, Malta, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GLOBALFOUNDRIES, Malta, NY, USA","institution_ids":["https://openalex.org/I35662394"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073054890","display_name":"Mark Tehranipoor","orcid":"https://orcid.org/0000-0003-4699-3231"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Tehranipoor","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Florida, Gainesville, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7584,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.63782815,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.8918682336807251},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.7375699877738953},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.6114542484283447},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5068972706794739},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44000887870788574},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31849342584609985},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13697436451911926},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.050803422927856445}],"concepts":[{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.8918682336807251},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7375699877738953},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.6114542484283447},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5068972706794739},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44000887870788574},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31849342584609985},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13697436451911926},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.050803422927856445},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1969421959","https://openalex.org/W2002410918","https://openalex.org/W2013992232","https://openalex.org/W2021910166","https://openalex.org/W2066210619","https://openalex.org/W2080317522","https://openalex.org/W2097323443","https://openalex.org/W2171158799","https://openalex.org/W2182512273","https://openalex.org/W2344622367","https://openalex.org/W2396320384","https://openalex.org/W2493823165","https://openalex.org/W6704423157"],"related_works":["https://openalex.org/W2187730212","https://openalex.org/W4312714696","https://openalex.org/W1986532039","https://openalex.org/W3010279452","https://openalex.org/W2540672406","https://openalex.org/W2587929255","https://openalex.org/W2130974576","https://openalex.org/W2364948717","https://openalex.org/W3183483298","https://openalex.org/W2356054222"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"the":[3,24,38],"design":[4,19],"of":[5,37],"a":[6],"novel":[7],"IP":[8,39],"for":[9,30],"3D":[10,31],"IC":[11,32],"die-to-die":[12],"clock":[13,33],"synchronization":[14],"is":[15],"presented.":[16],"The":[17],"proposed":[18],"offers":[20],"notable":[21],"benefits":[22],"over":[23],"conventional":[25],"dual":[26],"DLL":[27],"based":[28],"architectures":[29],"synchronization.":[34],"Simulation":[35],"results":[36],"are":[40],"presented":[41],"with":[42],"GLOBALFOUNDRIES":[43],"14nm":[44],"finFET":[45],"library,":[46],"and":[47],"Through-Silicon":[48],"Via":[49],"(TSV)":[50],"technology.":[51]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}