{"id":"https://openalex.org/W2757911574","doi":"https://doi.org/10.1109/iscas.2017.8050429","title":"Non-linear library characterization method for FinFET logic cells by L1-minimization","display_name":"Non-linear library characterization method for FinFET logic cells by L1-minimization","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2757911574","doi":"https://doi.org/10.1109/iscas.2017.8050429","mag":"2757911574"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112350730","display_name":"Byung Su Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byung Su Kim","raw_affiliation_strings":["Department of Semiconductor and Display Engineering, Sungkyunkwan University, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Semiconductor and Display Engineering, Sungkyunkwan University, Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013305545","display_name":"Hyo Sig Won","orcid":null},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyo Sig Won","raw_affiliation_strings":["Department of Semiconductor and Display Engineering, Sungkyunkwan University, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Semiconductor and Display Engineering, Sungkyunkwan University, Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084741187","display_name":"Tae Hee Han","orcid":"https://orcid.org/0000-0001-8508-7536"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Tae Hee Han","raw_affiliation_strings":["Department of Semiconductor and Display Engineering, Sungkyunkwan University, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Semiconductor and Display Engineering, Sungkyunkwan University, Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026627679","display_name":"Joon-Sung Yang","orcid":"https://orcid.org/0000-0002-1502-5353"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joon-Sung Yang","raw_affiliation_strings":["Design Technology Team, Samsung Electronics, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology Team, Samsung Electronics, Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20182002,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10500","display_name":"Sparse and Compressive Sensing Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10500","display_name":"Sparse and Compressive Sensing Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.7844303846359253},{"id":"https://openalex.org/keywords/linear-interpolation","display_name":"Linear interpolation","score":0.6424642205238342},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5729867219924927},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5598461627960205},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5362251400947571},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49890756607055664},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46639034152030945},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.4575973153114319},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4351786971092224},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4285101294517517},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4124522805213928},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1601978838443756},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13483217358589172},{"id":"https://openalex.org/keywords/pattern-recognition","display_name":"Pattern recognition (psychology)","score":0.09851077198982239}],"concepts":[{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.7844303846359253},{"id":"https://openalex.org/C171836373","wikidata":"https://www.wikidata.org/wiki/Q2266329","display_name":"Linear interpolation","level":3,"score":0.6424642205238342},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5729867219924927},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5598461627960205},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5362251400947571},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49890756607055664},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46639034152030945},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.4575973153114319},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4351786971092224},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4285101294517517},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4124522805213928},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1601978838443756},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13483217358589172},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.09851077198982239},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C104114177","wikidata":"https://www.wikidata.org/wiki/Q79782","display_name":"Motion (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1998525920","https://openalex.org/W2063237963","https://openalex.org/W2071284784","https://openalex.org/W2128659236","https://openalex.org/W2129131372","https://openalex.org/W2135046866","https://openalex.org/W2163262735","https://openalex.org/W2296616510","https://openalex.org/W4250955649"],"related_works":["https://openalex.org/W3183609115","https://openalex.org/W2985206855","https://openalex.org/W2387056800","https://openalex.org/W2389908107","https://openalex.org/W2108850688","https://openalex.org/W2354295809","https://openalex.org/W2532653122","https://openalex.org/W2359833404","https://openalex.org/W1994390986","https://openalex.org/W2378343395"],"abstract_inverted_index":{"State-of-the-art":[0],"process":[1],"technology":[2],"offers":[3],"ultra-low":[4,9],"power":[5],"devices":[6],"operating":[7],"at":[8],"voltages.":[10],"However,":[11],"they":[12],"show":[13,102],"a":[14,39,47,75,79,109,115,121],"considerable":[15],"level":[16],"of":[17,23,117],"non-linear":[18,52],"characteristics.":[19],"Hence,":[20],"the":[21,66,99,104],"accuracy":[22,61,113],"cell":[24,53,94],"delay":[25,54,67,95],"and":[26,55,68,82,96],"variation":[27,56,69,97],"modeling":[28,70],"for":[29,85],"logic":[30],"cells":[31],"is":[32,74],"expected":[33],"to":[34,64],"be":[35],"very":[36],"low":[37],"with":[38,88,114],"linear":[40,80,123],"interpolation.":[41],"In":[42],"this":[43],"paper,":[44],"we":[45],"propose":[46],"compressive":[48,83],"sensing":[49,84],"based":[50,125],"high":[51],"modeling.":[57,126],"This":[58],"paper":[59],"introduces":[60],"optimization":[62],"methods":[63],"fit":[65],"by":[71],"pre-processing.":[72],"Pre-processing":[73],"hybrid":[76],"approach":[77],"combining":[78],"interpolation":[81,124],"accurate":[86],"restoration":[87],"using":[89],"less":[90],"samples.":[91],"With":[92],"FinFET":[93],"modeling,":[98],"experimental":[100],"results":[101],"that":[103],"proposed":[105],"method":[106],"can":[107],"obtain":[108],"similar":[110],"or":[111],"better":[112],"half":[116],"measurement":[118],"samples":[119],"than":[120],"conventional":[122]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}