{"id":"https://openalex.org/W2507612711","doi":"https://doi.org/10.1109/iscas.2016.7539163","title":"A power efficient PLL with in-loop-bandwidth spread-spectrum modulation scheme using a charge-based discrete-time loop filter","display_name":"A power efficient PLL with in-loop-bandwidth spread-spectrum modulation scheme using a charge-based discrete-time loop filter","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2507612711","doi":"https://doi.org/10.1109/iscas.2016.7539163","mag":"2507612711"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7539163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7539163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076497414","display_name":"Hyuk Sun","orcid":"https://orcid.org/0000-0001-5838-0075"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyuk Sun","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043496250","display_name":"Kazuki Sobue","orcid":"https://orcid.org/0000-0002-4796-0725"},"institutions":[{"id":"https://openalex.org/I4210102907","display_name":"Asahi Kasei (Japan)","ror":"https://ror.org/018wp0236","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210102907"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuki Sobue","raw_affiliation_strings":["Asahi Kasei Microdevices Corporation, Atsugi, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Asahi Kasei Microdevices Corporation, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210102907"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018272165","display_name":"Koichi Hamashita","orcid":null},"institutions":[{"id":"https://openalex.org/I4210102907","display_name":"Asahi Kasei (Japan)","ror":"https://ror.org/018wp0236","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210102907"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koichi Hamashita","raw_affiliation_strings":["Asahi Kasei Microdevices Corporation, Atsugi, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Asahi Kasei Microdevices Corporation, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210102907"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005450048","display_name":"Un-Ku Moon","orcid":"https://orcid.org/0000-0003-1948-057X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Un-Ku Moon","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06924573,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2755","last_page":"2758"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6678435802459717},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6206699013710022},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.5498278141021729},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5171158313751221},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.4904477298259735},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.48287585377693176},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4431767761707306},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4237607419490814},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.40106362104415894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38638871908187866},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.37509533762931824},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.33963465690612793},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23970162868499756},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.22520855069160461},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19750386476516724},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.17764320969581604},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.0797799825668335}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6678435802459717},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6206699013710022},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.5498278141021729},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5171158313751221},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.4904477298259735},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.48287585377693176},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4431767761707306},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4237607419490814},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.40106362104415894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38638871908187866},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.37509533762931824},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.33963465690612793},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23970162868499756},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.22520855069160461},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19750386476516724},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17764320969581604},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0797799825668335}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7539163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7539163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.800000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1490044358","https://openalex.org/W1504316532","https://openalex.org/W1965174157","https://openalex.org/W2004702390","https://openalex.org/W2055913428","https://openalex.org/W2066100939","https://openalex.org/W2090963250","https://openalex.org/W2150524153","https://openalex.org/W2600332409","https://openalex.org/W4285719527","https://openalex.org/W6629946385","https://openalex.org/W6651629490"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2301158783","https://openalex.org/W2133120878","https://openalex.org/W2354050524","https://openalex.org/W1969806930","https://openalex.org/W2401743820","https://openalex.org/W3177439118","https://openalex.org/W2083878249","https://openalex.org/W2369998856"],"abstract_inverted_index":{"This":[0,32],"paper":[1],"presents":[2],"an":[3,90],"in-loop-bandwidth":[4],"spread-spectrum":[5,24,77],"clock":[6,78],"generation":[7],"by":[8],"proposing":[9],"a":[10,20,29,35,42,83],"linear":[11],"charge-based":[12],"discrete-time":[13],"loop":[14],"filter.":[15],"The":[16,59,75],"proposed":[17,76],"architecture":[18],"achieves":[19],"power":[21],"efficient":[22],"(2.29mA/GHz)":[23],"modulation":[25,36,49],"scheme":[26],"based":[27],"upon":[28],"conventional":[30],"CP-PLL.":[31],"work":[33],"supports":[34],"range":[37,53],"of":[38,41,54,92],"+/-2.7":[39],"%":[40],"700":[43],"MHz":[44],"output":[45],"frequency":[46],"with":[47],"the":[48,52],"rate":[50],"in":[51,82],"10":[55],"~":[56],"100":[57],"kHz.":[58],"measured":[60],"period":[61],"rms":[62,69],"and":[63,70,88],"peak-to-peak":[64],"jitters":[65],"are":[66],"2.71":[67],"ps,":[68,72],"20.6":[71],"pp,":[73],"respectively.":[74],"generator":[79],"is":[80],"fabricated":[81],"180":[84],"nm":[85],"CMOS":[86],"process":[87],"occupies":[89],"area":[91],"0.525":[93],"mm":[94],"<sup":[95],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[96],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[97],".":[98]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}