{"id":"https://openalex.org/W2507920222","doi":"https://doi.org/10.1109/iscas.2016.7539133","title":"An improved test power optimization method by insertion of linear functions","display_name":"An improved test power optimization method by insertion of linear functions","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2507920222","doi":"https://doi.org/10.1109/iscas.2016.7539133","mag":"2507920222"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7539133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7539133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054792836","display_name":"Lucheng He","orcid":"https://orcid.org/0000-0001-8415-1081"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Lucheng He","raw_affiliation_strings":["School of Electronic and Information Engineering, Shenzhen Graduate School, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Shenzhen Graduate School, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003304424","display_name":"Aijiao Cui","orcid":"https://orcid.org/0000-0002-4728-9265"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aijiao Cui","raw_affiliation_strings":["School of Electronic and Information Engineering, Shenzhen Graduate School, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Shenzhen Graduate School, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100462415","display_name":"Mengyang Li","orcid":"https://orcid.org/0000-0002-8958-3163"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mengyang Li","raw_affiliation_strings":["School of Electronic and Information Engineering, Shenzhen Graduate School, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Shenzhen Graduate School, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062724257","display_name":"A. Ivanov","orcid":"https://orcid.org/0000-0002-0882-6750"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andre Ivanov","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5054792836"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07889787,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2631","last_page":"2634"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.9016135334968567},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7493676543235779},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7106492519378662},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6397241353988647},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6101876497268677},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5892605781555176},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5583084225654602},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5424694418907166},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4938657879829407},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47774285078048706},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4726356863975525},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4668467938899994},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46681925654411316},{"id":"https://openalex.org/keywords/chain","display_name":"Chain (unit)","score":0.4141913056373596},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.38564395904541016},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3066377639770508},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.30330541729927063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15851709246635437},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07176196575164795}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.9016135334968567},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7493676543235779},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7106492519378662},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6397241353988647},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6101876497268677},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5892605781555176},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5583084225654602},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5424694418907166},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4938657879829407},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47774285078048706},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4726356863975525},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4668467938899994},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46681925654411316},{"id":"https://openalex.org/C199185054","wikidata":"https://www.wikidata.org/wiki/Q552299","display_name":"Chain (unit)","level":2,"score":0.4141913056373596},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.38564395904541016},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3066377639770508},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30330541729927063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15851709246635437},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07176196575164795},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7539133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7539133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1511008725","https://openalex.org/W1552599848","https://openalex.org/W2080510479","https://openalex.org/W2085041803","https://openalex.org/W2102168889","https://openalex.org/W2116129521","https://openalex.org/W2135615172","https://openalex.org/W2556990844","https://openalex.org/W6630359090"],"related_works":["https://openalex.org/W1581610324","https://openalex.org/W3088373974","https://openalex.org/W2131499522","https://openalex.org/W2129124567","https://openalex.org/W2167571917","https://openalex.org/W2189059878","https://openalex.org/W2146547687","https://openalex.org/W2620614665","https://openalex.org/W2049913894","https://openalex.org/W2507920222"],"abstract_inverted_index":{"Scan-based":[0],"design-for-testability":[1],"(DFT)":[2],"structure":[3],"is":[4,89],"widely":[5],"used":[6],"to":[7,53,60,92],"facilitate":[8],"the":[9,62,81,86],"testing":[10],"of":[11],"integrated":[12],"circuits":[13,79],"(ICs).":[14],"However,":[15],"it":[16],"always":[17],"incurs":[18],"much":[19],"test":[20,30,67,94],"power":[21,31,95],"consumption.":[22],"In":[23],"this":[24],"paper,":[25],"we":[26],"propose":[27],"an":[28,50],"improved":[29],"optimization":[32,98],"method":[33,75,88],"by":[34,65,100],"inserting":[35,101],"extra":[36,102],"logic":[37,103],"in":[38,45],"scan":[39,46,70],"chain.":[40,71],"It":[41],"explores":[42],"suitable":[43],"places":[44],"chain":[47],"based":[48],"on":[49,76],"accurate":[51],"criterion":[52],"insert":[54],"different":[55,77],"linear":[56],"functions":[57],"so":[58],"as":[59],"minimize":[61],"transitions":[63],"caused":[64],"shifting":[66],"data":[68],"through":[69],"We":[72],"apply":[73],"our":[74],"benchmark":[78],"and":[80],"experimental":[82],"result":[83],"shows":[84],"that":[85],"proposed":[87],"more":[90],"efficient":[91],"reduce":[93],"than":[96],"other":[97],"methods":[99],"while":[104],"incurring":[105],"low":[106],"area.":[107]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}