{"id":"https://openalex.org/W2516431472","doi":"https://doi.org/10.1109/iscas.2016.7539124","title":"Exploiting useful skew in gated low voltage clock trees","display_name":"Exploiting useful skew in gated low voltage clock trees","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2516431472","doi":"https://doi.org/10.1109/iscas.2016.7539124","mag":"2516431472"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7539124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7539124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012129149","display_name":"Weicheng Liu","orcid":"https://orcid.org/0000-0002-6561-026X"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Weicheng Liu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061262597","display_name":"Emre Salman","orcid":"https://orcid.org/0000-0001-6538-6803"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Emre Salman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033656893","display_name":"Can Sitik","orcid":"https://orcid.org/0000-0003-0056-2137"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Can Sitik","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09291757,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2595","last_page":"2598"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8069380521774292},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7939255237579346},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7538809776306152},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.6635856628417969},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6623587608337402},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6436609625816345},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5498027801513672},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.543738842010498},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5101964473724365},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4863279461860657},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4858229160308838},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.471723735332489},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4197738766670227},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.4140050411224365},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39104458689689636},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2952460050582886},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20351642370224},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20155635476112366},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18995943665504456},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.15622755885124207},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11937865614891052},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07716429233551025}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8069380521774292},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7939255237579346},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7538809776306152},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.6635856628417969},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6623587608337402},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6436609625816345},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5498027801513672},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.543738842010498},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5101964473724365},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4863279461860657},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4858229160308838},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.471723735332489},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4197738766670227},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.4140050411224365},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39104458689689636},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2952460050582886},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20351642370224},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20155635476112366},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18995943665504456},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.15622755885124207},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11937865614891052},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07716429233551025},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7539124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7539124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1998525920","https://openalex.org/W1999924508","https://openalex.org/W2011778848","https://openalex.org/W2040807843","https://openalex.org/W2087723567","https://openalex.org/W2100332326","https://openalex.org/W2121169595","https://openalex.org/W2125857172","https://openalex.org/W2149009819","https://openalex.org/W2158881717","https://openalex.org/W2247480952","https://openalex.org/W2326765630","https://openalex.org/W4249038728"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2803012234","https://openalex.org/W2127892766","https://openalex.org/W2617666058","https://openalex.org/W2144282137","https://openalex.org/W2165139624","https://openalex.org/W2090213929","https://openalex.org/W3006003651"],"abstract_inverted_index":{"Low":[0],"swing/voltage":[1],"clocking":[2],"is":[3,54,72,82,89],"a":[4,75],"well-studied":[5],"approach":[6],"to":[7,19,29,46,59],"reduce":[8,47],"dynamic":[9,48],"power":[10],"consumption":[11],"in":[12,32,56,104],"clock":[13,26,40,70],"networks.":[14],"It":[15],"is,":[16],"however,":[17],"challenging":[18],"maintain":[20],"the":[21,33,61,65,69,105,109],"same":[22],"performance":[23],"at":[24,74],"scaled":[25],"voltages":[27],"due":[28],"timing":[30,62,106],"degradation":[31],"Enable":[34,66,110],"paths":[35,67],"that":[36],"are":[37],"required":[38],"for":[39],"gating,":[41],"another":[42],"highly":[43],"popular":[44],"method":[45],"power.":[49],"A":[50],"useful":[51],"skew":[52,80],"methodology":[53,88],"proposed":[55],"this":[57],"paper":[58],"increase":[60,103],"slack":[63,107],"of":[64,108],"when":[68],"network":[71],"operating":[73],"lower":[76],"swing":[77,115],"voltage.":[78],"The":[79,87,97],"schedule":[81],"determined":[83],"via":[84],"linear":[85],"programming.":[86],"evaluated":[90],"on":[91],"five":[92],"largest":[93],"IS-CAS'89":[94],"benchmark":[95],"circuits.":[96],"results":[98],"demonstrate":[99],"an":[100],"average":[101],"47%":[102],"path,":[111],"thereby":[112],"facilitating":[113],"low":[114],"operation":[116],"without":[117],"degrading":[118],"performance.":[119]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}