{"id":"https://openalex.org/W2517600544","doi":"https://doi.org/10.1109/iscas.2016.7539080","title":"A 1.27mW 20Gbps 1:16 DEMUX with a symmetrical-edge-delay sense amplifier","display_name":"A 1.27mW 20Gbps 1:16 DEMUX with a symmetrical-edge-delay sense amplifier","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2517600544","doi":"https://doi.org/10.1109/iscas.2016.7539080","mag":"2517600544"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7539080","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7539080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072981195","display_name":"Shihao Li","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shihao Li","raw_affiliation_strings":["Beida (Binhai) Information Research, Tianjin, China","Institute of Microelectronics, Peking University, Beijing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beida (Binhai) Information Research, Tianjin, China","institution_ids":[]},{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003860860","display_name":"Weixin Gai","orcid":"https://orcid.org/0000-0002-7162-2427"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weixin Gai","raw_affiliation_strings":["Beida (Binhai) Information Research, Tianjin, China","Institute of Microelectronics, Peking University, Beijing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beida (Binhai) Information Research, Tianjin, China","institution_ids":[]},{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115598414","display_name":"Xiang Xiao","orcid":"https://orcid.org/0000-0001-5330-9245"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao Xiang","raw_affiliation_strings":["Beida (Binhai) Information Research, Tianjin, China","Institute of Microelectronics, Peking University, Beijing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beida (Binhai) Information Research, Tianjin, China","institution_ids":[]},{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059402391","display_name":"Liangxiao Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liangxiao Tang","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028385492","display_name":"Jichao Huang","orcid":"https://orcid.org/0000-0002-2214-5716"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jichao Huang","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066959896","display_name":"Tong Zhao","orcid":"https://orcid.org/0000-0002-6809-415X"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tong Zhao","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080286967","display_name":"Xiaoting Zhi","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoting Zhi","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2419","last_page":"2422"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.7958124876022339},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.744255006313324},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5613214373588562},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5513668656349182},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.546336829662323},{"id":"https://openalex.org/keywords/demultiplexer","display_name":"Demultiplexer","score":0.5394173264503479},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.5059897303581238},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49615463614463806},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4920942187309265},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4885004758834839},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.48104336857795715},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4509649872779846},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.43805521726608276},{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.421689510345459},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3488524556159973},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.22540363669395447},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1971324384212494},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.1398785412311554},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.11545297503471375}],"concepts":[{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.7958124876022339},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.744255006313324},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5613214373588562},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5513668656349182},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.546336829662323},{"id":"https://openalex.org/C74819829","wikidata":"https://www.wikidata.org/wiki/Q5256428","display_name":"Demultiplexer","level":4,"score":0.5394173264503479},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.5059897303581238},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49615463614463806},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4920942187309265},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4885004758834839},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.48104336857795715},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4509649872779846},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.43805521726608276},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.421689510345459},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3488524556159973},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.22540363669395447},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1971324384212494},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.1398785412311554},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.11545297503471375},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7539080","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7539080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1993999322","https://openalex.org/W2042904663","https://openalex.org/W2068786231","https://openalex.org/W2098329558","https://openalex.org/W2109769819","https://openalex.org/W2164002677"],"related_works":["https://openalex.org/W2095163811","https://openalex.org/W2150475792","https://openalex.org/W3024792827","https://openalex.org/W2517600544","https://openalex.org/W2304930199","https://openalex.org/W2532213928","https://openalex.org/W4387758151","https://openalex.org/W4282979020","https://openalex.org/W2064836476","https://openalex.org/W3197945192"],"abstract_inverted_index":{"A":[0,90],"high-speed":[1],"low-power":[2],"1:16":[3],"demultiplexer":[4],"with":[5,27,112],"a":[6,41,47,73],"novel":[7],"symmetrical-edge-delay":[8],"sense":[9],"amplifier":[10],"is":[11,81,98,121,137],"presented":[12],"in":[13,69],"this":[14],"paper.":[15],"The":[16,116,134],"traditional":[17],"Sense-Amplifier-Based":[18,71],"Flip-Flop":[19],"(SAFF)":[20],"has":[21,45],"asymmetric":[22],"rising":[23,36],"and":[24,86,107,130],"falling":[25,32],"edges":[26,62],"the":[28,31,35,38,55,65,70,79,113,125],"fact":[29],"that":[30],"edge":[33,37],"lags":[34],"time":[39],"of":[40,49,57,59,93,119,128],"gate":[42],"delay,":[43],"which":[44,83,101],"become":[46],"bottleneck":[48],"speed.":[50],"In":[51],"order":[52],"to":[53],"overcome":[54],"problem":[56],"nonsymmetry":[58],"output":[60],"data":[61],"caused":[63],"by":[64,78],"set-reset":[66],"(SR)":[67],"latch":[68,76],"Flip-Flop,":[72],"new":[74,91],"slave":[75],"controlled":[77],"clock":[80],"proposed":[82,100,135],"reduces":[84],"delay":[85],"improves":[87],"sensitivity":[88],"considerably.":[89],"type":[92],"CMOS":[94,143],"logic":[95],"2:16":[96],"DEMUX":[97,120],"also":[99],"can":[102],"save":[103],"about":[104],"20%":[105],"area":[106],"15%":[108],"power":[109,117],"consumption":[110,118],"compared":[111],"conventional":[114],"structure.":[115],"only":[122],"0.36mW":[123],"at":[124,132],"date":[126],"rate":[127],"10Gb/s":[129],"1.27mW":[131],"20Gb/s.":[133],"structure":[136],"based":[138],"on":[139],"Global":[140],"Foundry":[141],"65nm":[142],"process.":[144]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}