{"id":"https://openalex.org/W2517720480","doi":"https://doi.org/10.1109/iscas.2016.7538973","title":"The effect of amplitude resolution and mismatch on a digital-to-analog converter used for digital harmonic-cancelling sine-wave synthesis","display_name":"The effect of amplitude resolution and mismatch on a digital-to-analog converter used for digital harmonic-cancelling sine-wave synthesis","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2517720480","doi":"https://doi.org/10.1109/iscas.2016.7538973","mag":"2517720480"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7538973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7538973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039727177","display_name":"Pasindu Aluthwala","orcid":"https://orcid.org/0000-0002-2561-889X"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Pasindu Aluthwala","raw_affiliation_strings":["The University of New South Wales, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"The University of New South Wales, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001267886","display_name":"Neil Weste","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Neil Weste","raw_affiliation_strings":["NHEW R&D Pty Ltd"],"affiliations":[{"raw_affiliation_string":"NHEW R&D Pty Ltd","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043623579","display_name":"Andrew Adams","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Andrew Adams","raw_affiliation_strings":["Broadcom, Australia"],"affiliations":[{"raw_affiliation_string":"Broadcom, Australia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000792192","display_name":"Torsten Lehmann","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Torsten Lehmann","raw_affiliation_strings":["The University of New South Wales, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"The University of New South Wales, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030042327","display_name":"Sri Parameswaran","orcid":"https://orcid.org/0000-0003-0435-9080"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sri Parameswaran","raw_affiliation_strings":["The University of New South Wales, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"The University of New South Wales, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5039727177"],"corresponding_institution_ids":["https://openalex.org/I31746571"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57801274,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2018","last_page":"2021"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.7498897314071655},{"id":"https://openalex.org/keywords/sine-wave","display_name":"Sine wave","score":0.7274425625801086},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6247859597206116},{"id":"https://openalex.org/keywords/total-harmonic-distortion","display_name":"Total harmonic distortion","score":0.588915228843689},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.5704572796821594},{"id":"https://openalex.org/keywords/amplitude","display_name":"Amplitude","score":0.5681886076927185},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5681048631668091},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45574378967285156},{"id":"https://openalex.org/keywords/amplitude-distortion","display_name":"Amplitude distortion","score":0.45480626821517944},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4475015699863434},{"id":"https://openalex.org/keywords/harmonic","display_name":"Harmonic","score":0.43676209449768066},{"id":"https://openalex.org/keywords/sine","display_name":"Sine","score":0.43414053320884705},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.43097227811813354},{"id":"https://openalex.org/keywords/resolution","display_name":"Resolution (logic)","score":0.4216150641441345},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.4125782251358032},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27400481700897217},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26491737365722656},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2597198188304901},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22938936948776245},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21090644598007202},{"id":"https://openalex.org/keywords/nonlinear-distortion","display_name":"Nonlinear distortion","score":0.1482870876789093},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.14234989881515503},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.13235938549041748},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.1300092339515686},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.08221516013145447},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.07982516288757324}],"concepts":[{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.7498897314071655},{"id":"https://openalex.org/C66907618","wikidata":"https://www.wikidata.org/wiki/Q207527","display_name":"Sine wave","level":3,"score":0.7274425625801086},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6247859597206116},{"id":"https://openalex.org/C42156128","wikidata":"https://www.wikidata.org/wiki/Q162641","display_name":"Total harmonic distortion","level":3,"score":0.588915228843689},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.5704572796821594},{"id":"https://openalex.org/C180205008","wikidata":"https://www.wikidata.org/wiki/Q159190","display_name":"Amplitude","level":2,"score":0.5681886076927185},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5681048631668091},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45574378967285156},{"id":"https://openalex.org/C201154478","wikidata":"https://www.wikidata.org/wiki/Q4748515","display_name":"Amplitude distortion","level":5,"score":0.45480626821517944},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4475015699863434},{"id":"https://openalex.org/C127934551","wikidata":"https://www.wikidata.org/wiki/Q1148098","display_name":"Harmonic","level":2,"score":0.43676209449768066},{"id":"https://openalex.org/C186661526","wikidata":"https://www.wikidata.org/wiki/Q13647261","display_name":"Sine","level":2,"score":0.43414053320884705},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.43097227811813354},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.4216150641441345},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.4125782251358032},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27400481700897217},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26491737365722656},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2597198188304901},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22938936948776245},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21090644598007202},{"id":"https://openalex.org/C173413354","wikidata":"https://www.wikidata.org/wiki/Q7049470","display_name":"Nonlinear distortion","level":4,"score":0.1482870876789093},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.14234989881515503},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.13235938549041748},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.1300092339515686},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.08221516013145447},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.07982516288757324},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7538973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7538973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1538087805","https://openalex.org/W1982128220","https://openalex.org/W2001968606","https://openalex.org/W2002600803","https://openalex.org/W2053903311","https://openalex.org/W2071260491","https://openalex.org/W2146970019","https://openalex.org/W2147084331","https://openalex.org/W2157714982","https://openalex.org/W2165812548"],"related_works":["https://openalex.org/W2886467464","https://openalex.org/W2379854577","https://openalex.org/W2362063739","https://openalex.org/W2351293857","https://openalex.org/W2424761688","https://openalex.org/W2487672730","https://openalex.org/W2373312885","https://openalex.org/W2409813437","https://openalex.org/W4388102893","https://openalex.org/W2517720480"],"abstract_inverted_index":{"Digital":[0],"harmonic-cancelling":[1,45],"sine-wave":[2],"synthesizers":[3],"(DHSSs)":[4],"enable":[5],"programmable,":[6],"low":[7],"cost,":[8],"spectrally":[9],"pure,":[10],"sinusoidal":[11],"signal":[12],"synthesis":[13],"for":[14,123],"application":[15],"areas":[16],"such":[17],"as":[18],"communication":[19],"systems,":[20],"and":[21,93],"on-chip":[22],"testing":[23],"of":[24,30,60,68,89,101,106,120,133],"analog/mixed-signal":[25],"integrated":[26],"circuits.":[27],"The":[28,104,131],"implementation":[29],"a":[31,34,40,50,58,73,86,116,124,128,153],"DHSS":[32,51],"requires":[33],"digital-to-analog":[35],"converter":[36],"(DAC).":[37],"However,":[38],"unlike":[39],"conventional":[41,66],"binary-coded":[42,74],"DAC,":[43],"the":[44,53,65,97,107,137],"DAC":[46,75],"(HC-DAC)":[47],"used":[48],"in":[49],"scales":[52],"input":[54],"digital":[55],"signals":[56],"by":[57],"set":[59],"irrational":[61],"amplitude":[62,70,91,121],"weights.":[63],"Consequently,":[64],"knowledge":[67],"how":[69,90],"resolution":[71,92,122],"affects":[72,96],"does":[76],"not":[77],"apply":[78],"to":[79,114],"HC-DACs.":[80],"In":[81],"this":[82],"paper,":[83],"we":[84],"present":[85],"mathematical":[87,138],"study":[88,108],"unit-element":[94],"mismatch":[95],"signal-to-distortion":[98],"(SDR)":[99],"ratio":[100],"an":[102],"HC-DAC.":[103],"results":[105,146],"show":[109],"that":[110],"it":[111],"is":[112],"possible":[113],"find":[115],"Pareto":[117],"optimal":[118],"value":[119],"given":[125],"HC-DAC":[126,149],"with":[127],"target":[129],"SDR.":[130],"values":[132],"SDR":[134],"estimated":[135],"from":[136,147],"model":[139],"have":[140],"been":[141],"verified":[142],"against":[143],"circuit":[144],"simulation":[145],"two":[148],"designs":[150],"created":[151],"using":[152],"013":[154],"\u03bcm":[155],"CMOS":[156],"technology.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}